-
Notifications
You must be signed in to change notification settings - Fork 980
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
DC link current measurment chain. Some slight deviation according the published schematic. #527
Comments
Hi, Adc offsets are being calibrated at start up in bldc.c |
HI Thx to take time to answer me. the above results are all offsets computation, after convergence . Excellent and finally : // Get Left motor currents // Get Right motor currents take care about the offsets... thx again sir! |
Sorry I was on my phone so I coulnd't point to the exact code. |
hey! don't be sorry, it is good to leave people digging things by themselves :) I asked this question because I built the "Transpotter" for my fun, and it works well without any burden, if I load it the torque is so weak that it gets finally stuck.... but it is another subject best regards sir! |
I can't find where level 1 current limit is set in the system, nor where the coeff Amp to Bit is set for quick current measurement in motor phases . my diggings stop into BLDC_controller.c ... where it is hard for me to read if you have a clue.... |
Are you trying to solve an issue or just trying to understand the firmware ? A long time ago I started a technical documentation but I haven't shared it, maybe it helps. |
thanks thanks thanks for this documentation. excellent! |
Simplefoc has a lot of docs about the motor control theory also |
yes yes and ... yes. on the very begining , I would like to know why , by letting standard current limit DC-link value as low as 15A achieve a very weak available torque , changing it up to 40A makes the torque is quite correct for the application. that's why I dig for the level 1 limit ... i.e. the phase current until know I didn't find where the limit is set , even roughly . sometimes I saw by the past some mistakes in ADC conversion where sample occurs too soon after the Mosfets commutations in industrial SMPS. This issue leads to false triggering because of high rigging parasitics commutations. |
Many users use this firmware. |
my godness... it wasn't my purpose ... I'm just trying to guess where the level 1 current trip is set |
You are still in voltage mode? I was moving to a new flat so I had little time. |
I think I leave standard settings : #define CTRL_TYP_SEL FOC_CTRL // [-] Control type selection: COM_CTRL, SIN_CTRL, FOC_CTRL (default) telegram.... |
Variant
TRANSPOTTER
Control type
FOC
Control mode
Voltage
Description
Hi all.
It isn't precisely a issue, nor a bug. Only a question.
on the schematic page 13/13 , one can see the analog chain to monitor current into the DC link.
The board I have doesn't have the "fast loop overcurrent" , with a simple bipolar. btw , one can note that this npn trigger when current is as high as 0,6V/3.5mOhm =>171A !!
anyway... it isn't the point.
because the OpAmp isn't a ground sensing one, designers add a small offset to rise up a little bit the input voltage seen by non-inverting input .
This offset should be , according the R devider, 3.3V* 10K / (10K+ 220K) = 143mV
the trick is..... I cannot see in code , a clue saying that offset had been handled.
because in the BDLC engine initialisation :
rtP_Left.i_max = (I_MOT_MAX * A2BIT_CONV) << 4;
am I wrong?
btw, my board , for a strange reason have a analog gain wirered to be 2 (10K 10K as feedback network on non inverting amp) , whereas the one depicted on the published schematic is 11 (10K 1K as resistors)
The text was updated successfully, but these errors were encountered: