Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

To create wallet #5

Open
spArTans5 opened this issue Jul 9, 2021 · 10 comments
Open

To create wallet #5

spArTans5 opened this issue Jul 9, 2021 · 10 comments

Comments

@spArTans5
Copy link

How do you create wallet for this particular project

@Ed-Yang
Copy link
Owner

Ed-Yang commented Jul 10, 2021

I do not understand your question, please elaborate, thanks.

@spArTans5
Copy link
Author

We need to add our wallet address before mining. Which is the particular directory or is there procedure for that
Thank you

@Ed-Yang
Copy link
Owner

Ed-Yang commented Jul 10, 2021

The original plan is to port Ethminer to Xilinx U50 card with two steps. The first step is measure performance od ethash on U50, and then integrate it to Ethminer. In the first step, it is found the performance is too slow (see README), so I release the work to GitHub for getting help. If there is a way to improve ethash performance, it is easy to make it work on Ethminer.

This project does not provide a full miner program, it is just a demo of ethash on Xilinx U50, so it does not need to provide the wallet address.

@spArTans5
Copy link
Author

Thank You ,do you have any idea how that can be done

@spArTans5
Copy link
Author

Is there the need for vitis to bulid ethash?if yes,can I know the procedure
Thank You

@Ed-Yang
Copy link
Owner

Ed-Yang commented Jul 12, 2021

Yes, it is needed to install Vitis to build this project. The ethash implementation is copied from Ethminer project which is written in OpenCL.

@spArTans5
Copy link
Author

ethash is the only thing that needs to be build in vitis?

@spArTans5

This comment has been minimized.

@Ed-Yang
Copy link
Owner

Ed-Yang commented Jul 14, 2021

I am not expert at Xilinx programming, the following link is my post for performance issue. It is believed
that are some way to improve it.

https://forums.xilinx.com/t5/Vitis-Acceleration-SDAccel-SDSoC/Run-ethash-OpenCL-kernel-on-Alveo-U50-PCIe-card-is-much-slower/m-p/1209155

@spArTans5
Copy link
Author

Thank You

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants