{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":650150993,"defaultBranch":"riscv","name":"riscv-openocd","ownerLogin":"MarekVCodasip","currentUserCanPush":false,"isFork":true,"isEmpty":false,"createdAt":"2023-06-06T12:58:10.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/133884222?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1699286732.0","currentOid":""},"activityList":{"items":[{"before":"f1cfc4dd1b47776b80664579a1adabd4c8f10678","after":"23572378150a004f483bf4772e97a261dd606f64","ref":"refs/heads/use-watchpoint-mask-macro","pushedAt":"2023-11-09T09:11:32.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"target/riscv: Replace watchpoint value mask comparison value with macro.\n\nThis patch replaces ~(typeof(watchpoint->mask))0 with\nWATCHPOINT_IGNORE_DATA_VALUE_MASK. This improves\nreadability and moves the RISCV target in line with\nother targets.\n\nChange-Id: I15ac4d4ee76098b304d9b22f720911ba4329c190\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"target/riscv: Replace watchpoint value mask comparison value with macro."}},{"before":null,"after":"f1cfc4dd1b47776b80664579a1adabd4c8f10678","ref":"refs/heads/use-watchpoint-mask-macro","pushedAt":"2023-11-06T16:05:32.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"target/riscv: Replace watchpoint value mask comparison value with macro.\n\nThis patch replaces ~(typeof(watchpoint->mask))0 with\nWATCHPOINT_IGNORE_DATA_VALUE_MASK. This improves\nreadability and moves the RISCV target in line with\nother targets.\n\nChange-Id: I15ac4d4ee76098b304d9b22f720911ba4329c190\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"target/riscv: Replace watchpoint value mask comparison value with macro."}},{"before":"251935eb1aba19292ca6f7e5fd1b244f06c14489","after":"adb9c3209eb56e1f6cb8ff295e9b3e5809a388d4","ref":"refs/heads/stop-caching-dpc","pushedAt":"2023-11-03T11:11:08.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"target/riscv: Stop caching writes to DPC\n\nSince DPC is WARL (same rules as MEPC according to\nthe specification), it is possible that\nwrites to it won't result in the exact value present.\nTherefore, writes to it shouldn't be cached, same as\nwith other WARL registers.\n\nChange-Id: I818c0cef9727b999b7d84b19f9f42cd706c99d69\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"target/riscv: Stop caching writes to DPC"}},{"before":null,"after":"251935eb1aba19292ca6f7e5fd1b244f06c14489","ref":"refs/heads/stop-caching-dpc","pushedAt":"2023-11-03T11:09:45.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"target/riscv: Stop caching writes to DPC\n\nSince DPC is WARL (same rules as MEPC according to\nthe specification), it is possible that\nwrites to it won't result in the exact value present.\nTherefore, writes to it shouldn't be cached, same as\nwith other MEPC registers.\n\nChange-Id: Ib7a4041bc2730c3cd40d5a4db8ba52a8e8788256\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"target/riscv: Stop caching writes to DPC"}},{"before":"c49d9c85bdf1f03e07ed6be398d0b140e8dadf2e","after":"1936dbd6cffd130f71b18ea38585c03ab9418b18","ref":"refs/heads/make-unknown-semihosting-error","pushedAt":"2023-09-07T06:08:15.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"target/riscv_semihosting: Make the unknown operation number an error\n\nPreviously, an unknown semihosting operation number\nwas logged as debug. This patch changes it and few\nother places to be logged as error instead.\n\nChange-Id: I83cae5ca1e3daed440f92b08bd372bfffbbad63c\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"target/riscv_semihosting: Make the unknown operation number an error"}},{"before":null,"after":"c49d9c85bdf1f03e07ed6be398d0b140e8dadf2e","ref":"refs/heads/make-unknown-semihosting-error","pushedAt":"2023-09-06T11:06:17.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"target/riscv_semihosting: Make the unknown operation number an error\n\nPreviously, an unknown semihosting operation number\nwas logged as debug. This patch changes it and few\nother places to be logged as error instead.\n\nChange-Id: I83cae5ca1e3daed440f92b08bd372bfffbbad63c\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"target/riscv_semihosting: Make the unknown operation number an error"}},{"before":"1faaddee70f99993dae6641452681ce4ffcb2979","after":"8ad41767c085975468d4fa638e4e0eb1b9abddbb","ref":"refs/heads/disable-soft-bp-size-2-non-compressed","pushedAt":"2023-09-04T05:47:11.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"target/riscv: Reject size 2 soft breakpoints when C extension not supported\n\nThis patch disables software breakpoints of size 2 for targets\nwhich don't support compressed instructions.\n\nChange-Id: I8200b22a51c97ba2aa89e6328beadde8dd35cdd5\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"target/riscv: Reject size 2 soft breakpoints when C extension not sup…"}},{"before":"257c30c1d9041013dd3b01a91857ab25e86cac91","after":"1faaddee70f99993dae6641452681ce4ffcb2979","ref":"refs/heads/disable-soft-bp-size-2-non-compressed","pushedAt":"2023-09-04T05:46:27.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"target/riscv: Reject size 2 soft breakpoints when C extension not supported\n\nThis patch disables software breakpoints of size 2 for targets\nwhich don't support compressed instructions.\n\nChange-Id: I8200b22a51c97ba2aa89e6328beadde8dd35cdd5\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"target/riscv: Reject size 2 soft breakpoints when C extension not sup…"}},{"before":"58fd2a36669247e51c82c8a6a2eb02b3bbadd79b","after":"257c30c1d9041013dd3b01a91857ab25e86cac91","ref":"refs/heads/disable-soft-bp-size-2-non-compressed","pushedAt":"2023-08-28T13:16:38.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"target/riscv: Reject size 2 soft breakpoints when C extension not supported\n\nThis patch disables software breakpoints of size 2 for targets\nwhich don't support compressed instructions.\n\nChange-Id: I8200b22a51c97ba2aa89e6328beadde8dd35cdd5\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"target/riscv: Reject size 2 soft breakpoints when C extension not sup…"}},{"before":"159a49d6a0d357cb5b36726413a34a73eda9166b","after":"58fd2a36669247e51c82c8a6a2eb02b3bbadd79b","ref":"refs/heads/disable-soft-bp-size-2-non-compressed","pushedAt":"2023-08-28T06:40:07.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"target/riscv: Reject size 2 soft breakpoints when C extension not supported\n\nThis patch disables software breakpoints of size 2 for targets\nwhich don't support compressed instructions.\n\nChange-Id: I8200b22a51c97ba2aa89e6328beadde8dd35cdd5\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"target/riscv: Reject size 2 soft breakpoints when C extension not sup…"}},{"before":null,"after":"159a49d6a0d357cb5b36726413a34a73eda9166b","ref":"refs/heads/disable-soft-bp-size-2-non-compressed","pushedAt":"2023-08-25T13:31:11.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"target/riscv: Reject size 2 soft breakpoints when C extension not supported\n\nThis patch disables software breakpoints of size 2 for targets\nwhich don't support compressed instructions.\n\nChange-Id: I8200b22a51c97ba2aa89e6328beadde8dd35cdd5\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"target/riscv: Reject size 2 soft breakpoints when C extension not sup…"}},{"before":"19666f9bcdc1cb13601fd2589122b1312353ccdf","after":"0b914fe5ae5f29e5676755286068861dece5ebeb","ref":"refs/heads/zero-no-cache","pushedAt":"2023-08-25T05:55:05.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"target/riscv: Don't write to zero.\n\nDuring a previous patch, the ignoring of writes to register zero\nwas deleted. This patch restores it to the original.\n\nChange-Id: Ieb028a5b2e3f691e4847713c7bc809e10726e18c\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"target/riscv: Don't write to zero."}},{"before":"c52ffb99755aab0db4a1eab3d3e05600e50e0939","after":"19666f9bcdc1cb13601fd2589122b1312353ccdf","ref":"refs/heads/zero-no-cache","pushedAt":"2023-08-23T07:11:45.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"target/riscv: Don't write to zero.\n\nDuring a previous patch, the ignoring of writes to register zero\nwas deleted. This patch restores it to the original.\n\nChange-Id: Ieb028a5b2e3f691e4847713c7bc809e10726e18c\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"target/riscv: Don't write to zero."}},{"before":"0e04bd79f56bac7075b25a771260ba76ab13d222","after":"c52ffb99755aab0db4a1eab3d3e05600e50e0939","ref":"refs/heads/zero-no-cache","pushedAt":"2023-08-21T13:26:35.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"target/riscv: Don't write to zero.\n\nDuring a previous patch, the ignoring of writes to register zero\nwas deleted. This patch restores it to the original.\n\nChange-Id: Ieb028a5b2e3f691e4847713c7bc809e10726e18c\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"target/riscv: Don't write to zero."}},{"before":null,"after":"0e04bd79f56bac7075b25a771260ba76ab13d222","ref":"refs/heads/zero-no-cache","pushedAt":"2023-08-21T12:02:54.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"target/riscv: Don't write to zero.\n\nDuring a previous patch, the ignoring of writes to register zero\nwas deleted. This patch restores it to the original.\n\nChange-Id: Ieb028a5b2e3f691e4847713c7bc809e10726e18c\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"target/riscv: Don't write to zero."}},{"before":"8efe9f5b6b2b1a233d07e4b5019311ff0c27dc19","after":"9036f4003a26861a99023b138f9c46db1f81ecec","ref":"refs/heads/target-logging-usage","pushedAt":"2023-07-24T06:05:11.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"target/riscv: Add target logging to most logging instances\n\nThis patch adds target logging to logging instances where it makes sense.\nThis is especially useful when debugging multiple targets at once,\nsuch as multicore systems.\n\nChange-Id: Ia9861f3fa0e6e5908b683c2a8280659c3c264395\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"target/riscv: Add target logging to most logging instances"}},{"before":"a12900a485b5202ce28b8315b37b3c25ea441dbd","after":"deb0d918e26c24fcab10485a916c20a134f33cdf","ref":"refs/heads/ci-run-spike64-if-spike32-failed","pushedAt":"2023-07-18T12:48:36.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"github/ci Make Spike64-2 tests run regardless if Spike32 tests result\n\nThis patch separates the Spike tests into their own jobs and makes them run\nregardless of the results of the previous test. Previously, if Spike32\ntests failed, Spike64-2 tests did not even run. This can be an issue if new\ntests are added in the riscv-tests repository which are not yet passing\non riscv-openocd.\n\nChange-Id: I0bdaee5fbbba5582babab40f176cfab49660c246\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"github/ci Make Spike64-2 tests run regardless if Spike32 tests result"}},{"before":"36ffadb7204c31b14cfd661ef0ae2a29e4f247ac","after":"a12900a485b5202ce28b8315b37b3c25ea441dbd","ref":"refs/heads/ci-run-spike64-if-spike32-failed","pushedAt":"2023-07-18T12:47:38.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"github/ci Make Spike64-2 tests run regardless if Spike32 tests result\n\nThis patch separates the Spike tests into their own jobs and makes them run\nregardless of the results of the previous test. Previously, if Spike32\ntests failed, Spike64-2 tests did not even run. This can be an issue if new\ntests are added in the riscv-tests repository which are not yet passing\non riscv-openocd.\n\nChange-Id: I0bdaee5fbbba5582babab40f176cfab49660c246\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"github/ci Make Spike64-2 tests run regardless if Spike32 tests result"}},{"before":null,"after":"36ffadb7204c31b14cfd661ef0ae2a29e4f247ac","ref":"refs/heads/ci-run-spike64-if-spike32-failed","pushedAt":"2023-07-18T12:25:43.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"github/ci Make Spike64-2 tests run regardless if Spike32 tests result\n\nThis patch separates the Spike tests into their own jobs and makes them run\nregardless of the results of the previous test. Previously, if Spike32\ntests failed, Spike64-2 tests did not even run. This can be an issue if new\ntests are added in the riscv-tests repository which are not yet passing\non riscv-openocd.\n\nChange-Id: I0bdaee5fbbba5582babab40f176cfab49660c246\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"github/ci Make Spike64-2 tests run regardless if Spike32 tests result"}},{"before":"fe3c2087bd2ebabca0a3f2c7894b1bafa3a98f81","after":"8efe9f5b6b2b1a233d07e4b5019311ff0c27dc19","ref":"refs/heads/target-logging-usage","pushedAt":"2023-07-18T08:54:41.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"target/riscv: Add target logging to most logging instances\n\nThis patch adds target logging to logging instances where it makes sense.\nThis is especially useful when debugging multiple targets at once,\nsuch as multicore systems.\n\nChange-Id: Ia9861f3fa0e6e5908b683c2a8280659c3c264395\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"target/riscv: Add target logging to most logging instances"}},{"before":"321012b8914ab9cc0a20bd8243cb906aecdfb72f","after":"fe3c2087bd2ebabca0a3f2c7894b1bafa3a98f81","ref":"refs/heads/target-logging-usage","pushedAt":"2023-07-13T07:07:55.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"target/riscv: Add target logging to most logging instances\n\nThis patch adds target logging to logging instances where it makes sense.\nThis is especially useful when debugging multiple targets at once,\nsuch as multicore systems.\n\nChange-Id: Ia9861f3fa0e6e5908b683c2a8280659c3c264395\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"target/riscv: Add target logging to most logging instances"}},{"before":"4e6d2df3b822888c717a542389630a340a3c2479","after":"321012b8914ab9cc0a20bd8243cb906aecdfb72f","ref":"refs/heads/target-logging-usage","pushedAt":"2023-07-12T10:00:02.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"target/riscv: Add target logging to most logging instances\n\nThis patch adds target logging to logging instances where it makes sense.\nThis is especially useful when debugging multiple targets at once,\nsuch as multicore systems.\n\nChange-Id: Ia9861f3fa0e6e5908b683c2a8280659c3c264395\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"target/riscv: Add target logging to most logging instances"}},{"before":"434c81da35ac9bbeb05543044235eb5542b8b842","after":"4e6d2df3b822888c717a542389630a340a3c2479","ref":"refs/heads/target-logging-usage","pushedAt":"2023-07-11T09:42:57.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"target/riscv: Add target logging to most logging instances\n\nThis patch adds target logging to logging instances where it makes sense.\nThis is especially useful when debugging multiple targets at once,\nsuch as multicore systems.\n\nChange-Id: Ia9861f3fa0e6e5908b683c2a8280659c3c264395\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"target/riscv: Add target logging to most logging instances"}},{"before":null,"after":"434c81da35ac9bbeb05543044235eb5542b8b842","ref":"refs/heads/target-logging-usage","pushedAt":"2023-07-11T09:31:08.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"target/riscv: Add target logging to most logging instances\n\nThis patch adds target logging to logging instances where it makes sense.\nThis is especially useful when debugging multiple targets at once,\nsuch as multicore systems.\n\nChange-Id: Ia9861f3fa0e6e5908b683c2a8280659c3c264395\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"target/riscv: Add target logging to most logging instances"}},{"before":null,"after":"ea115917b934249c1e8dc9dc8eccb2f503953e5d","ref":"refs/heads/tdata-register-setting-fix","pushedAt":"2023-07-04T10:49:48.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"target/riscv: Fix the trigger writing sequence\n\nAccording to section 5.6 in the RISC-V debug specification, the previous\nway to set triggers was incorrect, as was discussed as part of\nhttps://github.com/riscv/riscv-openocd/issues/870. This commit fixes the\nsequence to be in line with the specification as well as adds some comments\nto clarify for any future reader as to what is actually done.\n\nChange-Id: Iffc5cc0f866a466a7aaa72a4c53ee95c9080ac9d\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"target/riscv: Fix the trigger writing sequence"}},{"before":"42de852a44e81d53ec9d39d7a5df36aa60e3ed93","after":"711ac4f0f0102ad232aba6758f852fe41312d7cd","ref":"refs/heads/register-cache-invalidate","pushedAt":"2023-06-07T07:43:50.756Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"target/riscv: add register cache flushing and invalidation to protobuf execution.\n\nPreviously, progbuf execution did not flush or invalidate the register cache which could lead to incorrect behavior. This patch fixes it as well as refactors few sore points in the code related to it.\n\nChange-Id: I353b931ca70a1828d4a9cc512aead00441730875\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"target/riscv: add register cache flushing and invalidation to protobu…"}},{"before":"0314379c6d2f02d97fb7d123565e9b5960d6675b","after":"42de852a44e81d53ec9d39d7a5df36aa60e3ed93","ref":"refs/heads/register-cache-invalidate","pushedAt":"2023-06-06T13:41:24.224Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"register: refactor register_cache_invalidate()\n\nrefactor_cache_invalidate() is written a way which uses\npointer arithmetic, which makes it harder to read. This patch\nreplaces it with more readable way to iterate over array of\nstructs.\n\nChange-Id: Ia420f70a3bb6998c690c8c600c71301dca9f9dbf\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"register: refactor register_cache_invalidate()"}},{"before":null,"after":"0314379c6d2f02d97fb7d123565e9b5960d6675b","ref":"refs/heads/register-cache-invalidate","pushedAt":"2023-06-06T13:01:29.880Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"MarekVCodasip","name":"Marek Vrbka","path":"/MarekVCodasip","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/133884222?s=80&v=4"},"commit":{"message":"Add register cache flushing and invalidation to protobuf execution.\n\nPreviously, progbuf execution did not flush or invalidate the\nregister cache which could lead to incorrect behavior. This\npatch fixes it as well as refactors few sore points in the\ncode related to it.\n\nChange-Id: I353b931ca70a1828d4a9cc512aead00441730875\nSigned-off-by: Marek Vrbka <marek.vrbka@codasip.com>","shortMessageHtmlLink":"Add register cache flushing and invalidation to protobuf execution."}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"Y3Vyc29yOnYyOpK7MjAyMy0xMS0wOVQwOToxMTozMi4wMDAwMDBazwAAAAOrGwPT","startCursor":"Y3Vyc29yOnYyOpK7MjAyMy0xMS0wOVQwOToxMTozMi4wMDAwMDBazwAAAAOrGwPT","endCursor":"Y3Vyc29yOnYyOpK7MjAyMy0wNi0wNlQxMzowMToyOS44ODAxMzFazwAAAAM7uv3t"}},"title":"Activity · MarekVCodasip/riscv-openocd"}