Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

VHDL/Verilog Cryptography cores incl. co-simulation with openSSL through GHDLs VHPIdirect #24

Open
tmeissner opened this issue Nov 30, 2020 · 0 comments
Labels
cat: Cores Cores, designs, (co-simulation) libraries, etc.

Comments

@tmeissner
Copy link
Member

ref: https://github.com/tmeissner/cryptocores
tags: [vhdl, ghdl, psl, yosys, verification, assertions, cryptography]
repo: tmeissner/cryptocores

Cryptography IP-cores & tests written in VHDL / Verilog.

The components in this repository are not intended as productional code. They serve as proof of concept, for example how to implement a pipeline using only (local) variables instead of (global) signals. Furthermore they were used how to do a VHDL-to-Verilog conversion for learning purposes.

The testbenches to verify AES and CTR-AES are examples how useful GHDLs VHPIdirect is. They use openSSL as reference models to check the correctness of the VHDL implementation.

@tmeissner tmeissner added the cat: Cores Cores, designs, (co-simulation) libraries, etc. label Nov 30, 2020
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
cat: Cores Cores, designs, (co-simulation) libraries, etc.
Projects
None yet
Development

No branches or pull requests

1 participant