diff --git a/projects/v1/all/index.json b/projects/v1/all/index.json index 7d103de4..d2563c11 100644 --- a/projects/v1/all/index.json +++ b/projects/v1/all/index.json @@ -15927,17 +15927,6 @@ } }, "supervisors": { - "kamalanath@eng.pdn.ac.lk": { - "name": "Dr. Eng. Kamalanath Samarakoon", - "email": "kamalanath@eng.pdn.ac.lk", - "profile_url": "https://people.ce.pdn.ac.lk/staff/academic/kamalanath-samarakoon/", - "profile_image": "https://people.ce.pdn.ac.lk/images/staff/academic-staff/kamalanath-samarakoon.png", - "api_url": "https://api.ce.pdn.ac.lk/people/v1/staff/kamalanath", - "website": "http://kamalanath.samarakoon.info/", - "linkedin": "https://www.linkedin.com/in/kamalanath-samarakoon-7188549/", - "researchgate": "https://www.researchgate.net/profile/Kamalanath-Samarakoon", - "google_scholar": "https://scholar.google.com/citations?user=DsG-K0sAAAAJ&hl=en" - }, "manjula.sandirigama@eng.pdn.ac.lk": { "name": "Dr. Manjula Sandirigama", "email": "manjula.sandirigama@eng.pdn.ac.lk", @@ -20195,6 +20184,83 @@ "Verilog" ] }, + "e17-co502-RV32IM-Pipeline-Implementation-Group1": { + "title": "RV32IM Pipeline Implementation Group1", + "description": "An in-order 5-stage pipelined RISC-V CPU implementation consisting of the RV32I base ISA and the M-extension for multiplication/division operations.", + "category": { + "title": "Advanced Computer Architecture (CO502)", + "code": "co502", + "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/" + }, + "project_url": "https://projects.ce.pdn.ac.lk/co502/e17/RV32IM-Pipeline-Implementation-Group1/", + "repo_url": "https://github.com/cepdnaclk/e17-co502-RV32IM-Pipeline-Implementation-Group1", + "page_url": "https://cepdnaclk.github.io/e17-co502-RV32IM-Pipeline-Implementation-Group1", + "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/E17/RV32IM-Pipeline-Implementation-Group1/", + "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg", + "team": { + "E/17/018": { + "name": "Imesh Balasuriya", + "email": "e17018@eng.pdn.ac.lk", + "website": "https://www.imesh.tech", + "github": "https://github.com/ImeshBalasuriya/", + "linkedin": "https://www.linkedin.com/in/imesh-balasuriya/", + "researchgate": "", + "api_url": "https://api.ce.pdn.ac.lk/people/v1/students/E17/018", + "profile_image": "https://people.ce.pdn.ac.lk/images/students/e17/e17018.jpg", + "profile_url": "https://people.ce.pdn.ac.lk/students/e17/018/" + }, + "E/17/091": { + "name": "Adithya Gallage", + "email": "e17091@eng.pdn.ac.lk", + "website": "", + "github": "", + "linkedin": "", + "researchgate": "", + "api_url": "https://api.ce.pdn.ac.lk/people/v1/students/E17/091", + "profile_image": "https://people.ce.pdn.ac.lk/images/students/e17/e17091.jpg", + "profile_url": "https://people.ce.pdn.ac.lk/students/e17/091/" + }, + "E/17/296": { + "name": "Ravisha Rupasinghe", + "email": "e17296@eng.pdn.ac.lk", + "website": "", + "github": "", + "linkedin": "", + "researchgate": "", + "api_url": "https://api.ce.pdn.ac.lk/people/v1/students/E17/296", + "profile_image": "https://people.ce.pdn.ac.lk/images/students/e17/e17296.jpg", + "profile_url": "https://people.ce.pdn.ac.lk/students/e17/296/" + }, + "E/17/342": { + "name": "Tharmapalan Thanujan", + "email": "e17342@eng.pdn.ac.lk", + "website": "", + "github": "", + "linkedin": "", + "researchgate": "", + "api_url": "https://api.ce.pdn.ac.lk/people/v1/students/E17/342", + "profile_image": "https://people.ce.pdn.ac.lk/images/students/e17/e17342.jpg", + "profile_url": "https://people.ce.pdn.ac.lk/students/e17/342/" + } + }, + "supervisors": { + "isurunawinne@eng.pdn.ac.lk": { + "name": "Dr. Isuru Nawinne", + "email": "isurunawinne@eng.pdn.ac.lk", + "profile_url": "https://people.ce.pdn.ac.lk/staff/academic/isuru-nawinne/", + "profile_image": "https://people.ce.pdn.ac.lk/images/staff/academic-staff/isuru-nawinne.png", + "api_url": "https://api.ce.pdn.ac.lk/people/v1/staff/isurunawinne", + "website": "", + "linkedin": "https://www.linkedin.com/in/isuru-nawinne-73302833/", + "researchgate": "https://www.researchgate.net/profile/Isuru-Nawinne", + "google_scholar": "https://scholar.google.com/citations?hl=en&user=8qqGvuwAAAAJ" + } + }, + "tags": [ + "RISC-V", + "Computer Architecture" + ] + }, "e17-co502-RV32IM-pipeline-implementation-group2": { "title": "RV32IM pipeline implementation group2", "description": "This project is about implementing a RISC-V CPU with a RV32IM pipeline implementation using VERILOG_HDL.", diff --git a/projects/v1/co226/E19/Online-Learning-Platform/index.json b/projects/v1/co226/E19/Online-Learning-Platform/index.json index c22695bd..0ff45d0f 100644 --- a/projects/v1/co226/E19/Online-Learning-Platform/index.json +++ b/projects/v1/co226/E19/Online-Learning-Platform/index.json @@ -47,17 +47,6 @@ } }, "supervisors": { - "kamalanath@eng.pdn.ac.lk": { - "name": "Dr. Eng. Kamalanath Samarakoon", - "email": "kamalanath@eng.pdn.ac.lk", - "profile_url": "https://people.ce.pdn.ac.lk/staff/academic/kamalanath-samarakoon/", - "profile_image": "https://people.ce.pdn.ac.lk/images/staff/academic-staff/kamalanath-samarakoon.png", - "api_url": "https://api.ce.pdn.ac.lk/people/v1/staff/kamalanath", - "website": "http://kamalanath.samarakoon.info/", - "linkedin": "https://www.linkedin.com/in/kamalanath-samarakoon-7188549/", - "researchgate": "https://www.researchgate.net/profile/Kamalanath-Samarakoon", - "google_scholar": "https://scholar.google.com/citations?user=DsG-K0sAAAAJ&hl=en" - }, "manjula.sandirigama@eng.pdn.ac.lk": { "name": "Dr. Manjula Sandirigama", "email": "manjula.sandirigama@eng.pdn.ac.lk", diff --git a/projects/v1/co502/E17/RV32IM-Pipeline-Implementation-Group1/index.json b/projects/v1/co502/E17/RV32IM-Pipeline-Implementation-Group1/index.json new file mode 100644 index 00000000..00be573b --- /dev/null +++ b/projects/v1/co502/E17/RV32IM-Pipeline-Implementation-Group1/index.json @@ -0,0 +1,77 @@ +{ + "title": "RV32IM Pipeline Implementation Group1", + "description": "An in-order 5-stage pipelined RISC-V CPU implementation consisting of the RV32I base ISA and the M-extension for multiplication/division operations.", + "category": { + "title": "Advanced Computer Architecture (CO502)", + "code": "co502", + "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/" + }, + "project_url": "https://projects.ce.pdn.ac.lk/co502/e17/RV32IM-Pipeline-Implementation-Group1/", + "repo_url": "https://github.com/cepdnaclk/e17-co502-RV32IM-Pipeline-Implementation-Group1", + "page_url": "https://cepdnaclk.github.io/e17-co502-RV32IM-Pipeline-Implementation-Group1", + "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/E17/RV32IM-Pipeline-Implementation-Group1/", + "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg", + "team": { + "E/17/018": { + "name": "Imesh Balasuriya", + "email": "e17018@eng.pdn.ac.lk", + "website": "https://www.imesh.tech", + "github": "https://github.com/ImeshBalasuriya/", + "linkedin": "https://www.linkedin.com/in/imesh-balasuriya/", + "researchgate": "", + "api_url": "https://api.ce.pdn.ac.lk/people/v1/students/E17/018", + "profile_image": "https://people.ce.pdn.ac.lk/images/students/e17/e17018.jpg", + "profile_url": "https://people.ce.pdn.ac.lk/students/e17/018/" + }, + "E/17/091": { + "name": "Adithya Gallage", + "email": "e17091@eng.pdn.ac.lk", + "website": "", + "github": "", + "linkedin": "", + "researchgate": "", + "api_url": "https://api.ce.pdn.ac.lk/people/v1/students/E17/091", + "profile_image": "https://people.ce.pdn.ac.lk/images/students/e17/e17091.jpg", + "profile_url": "https://people.ce.pdn.ac.lk/students/e17/091/" + }, + "E/17/296": { + "name": "Ravisha Rupasinghe", + "email": "e17296@eng.pdn.ac.lk", + "website": "", + "github": "", + "linkedin": "", + "researchgate": "", + "api_url": "https://api.ce.pdn.ac.lk/people/v1/students/E17/296", + "profile_image": "https://people.ce.pdn.ac.lk/images/students/e17/e17296.jpg", + "profile_url": "https://people.ce.pdn.ac.lk/students/e17/296/" + }, + "E/17/342": { + "name": "Tharmapalan Thanujan", + "email": "e17342@eng.pdn.ac.lk", + "website": "", + "github": "", + "linkedin": "", + "researchgate": "", + "api_url": "https://api.ce.pdn.ac.lk/people/v1/students/E17/342", + "profile_image": "https://people.ce.pdn.ac.lk/images/students/e17/e17342.jpg", + "profile_url": "https://people.ce.pdn.ac.lk/students/e17/342/" + } + }, + "supervisors": { + "isurunawinne@eng.pdn.ac.lk": { + "name": "Dr. Isuru Nawinne", + "email": "isurunawinne@eng.pdn.ac.lk", + "profile_url": "https://people.ce.pdn.ac.lk/staff/academic/isuru-nawinne/", + "profile_image": "https://people.ce.pdn.ac.lk/images/staff/academic-staff/isuru-nawinne.png", + "api_url": "https://api.ce.pdn.ac.lk/people/v1/staff/isurunawinne", + "website": "", + "linkedin": "https://www.linkedin.com/in/isuru-nawinne-73302833/", + "researchgate": "https://www.researchgate.net/profile/Isuru-Nawinne", + "google_scholar": "https://scholar.google.com/citations?hl=en&user=8qqGvuwAAAAJ" + } + }, + "tags": [ + "RISC-V", + "Computer Architecture" + ] +} \ No newline at end of file diff --git a/projects/v1/co502/E17/index.json b/projects/v1/co502/E17/index.json index 1f58b803..409c5cff 100644 --- a/projects/v1/co502/E17/index.json +++ b/projects/v1/co502/E17/index.json @@ -1,4 +1,17 @@ { + "e17-co502-RV32IM-Pipeline-Implementation-Group1": { + "title": "RV32IM Pipeline Implementation Group1", + "description": "An in-order 5-stage pipelined RISC-V CPU implementation consisting of the RV32I base ISA and the M-extension for multiplication/division operations.", + "category": { + "title": "Advanced Computer Architecture (CO502)", + "code": "co502", + "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/" + }, + "project_url": "https://projects.ce.pdn.ac.lk/co502/e17/RV32IM-Pipeline-Implementation-Group1/", + "repo_url": "https://github.com/cepdnaclk/e17-co502-RV32IM-Pipeline-Implementation-Group1", + "page_url": "https://cepdnaclk.github.io/e17-co502-RV32IM-Pipeline-Implementation-Group1", + "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/E17/RV32IM-Pipeline-Implementation-Group1/" + }, "e17-co502-RV32IM-pipeline-implementation-group2": { "title": "RV32IM pipeline implementation group2", "description": "This project is about implementing a RISC-V CPU with a RV32IM pipeline implementation using VERILOG_HDL.", diff --git a/projects/v1/co502/index.json b/projects/v1/co502/index.json index 71c25b6a..1a80abab 100644 --- a/projects/v1/co502/index.json +++ b/projects/v1/co502/index.json @@ -11,7 +11,7 @@ }, "E17": { "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/E17/", - "project_count": 2 + "project_count": 3 }, "E18": { "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/E18/", diff --git a/projects/v1/filter/staff/index.json b/projects/v1/filter/staff/index.json index 5f950249..ba54ba35 100644 --- a/projects/v1/filter/staff/index.json +++ b/projects/v1/filter/staff/index.json @@ -2672,6 +2672,19 @@ "page_url": "https://cepdnaclk.github.io/e18-co502-RV32IM-pipeline-implementation-group7", "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg", "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/E18/RV32IM-pipeline-implementation-group7/" + }, + { + "title": "RV32IM Pipeline Implementation Group1", + "category": { + "code": "co502", + "title": "Advanced Computer Architecture (CO502)", + "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/" + }, + "project_url": "https://projects.ce.pdn.ac.lk/co502/e17/RV32IM-Pipeline-Implementation-Group1/", + "repo_url": "https://github.com/cepdnaclk/e17-co502-RV32IM-Pipeline-Implementation-Group1", + "page_url": "https://cepdnaclk.github.io/e17-co502-RV32IM-Pipeline-Implementation-Group1", + "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg", + "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/E17/RV32IM-Pipeline-Implementation-Group1/" } ], "kalaniu@eng.pdn.ac.lk": [ @@ -2885,19 +2898,6 @@ "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/co226/thumbnail.jpg", "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co226/E19/Medical-Clinic-Manager/" }, - { - "title": "Online Learning Platform", - "category": { - "code": "co226", - "title": "Database Projects (CO226)", - "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co226/" - }, - "project_url": "https://projects.ce.pdn.ac.lk/co226/e19/Online-Learning-Platform/", - "repo_url": "https://github.com/cepdnaclk/e19-co226-Online-Learning-Platform", - "page_url": "https://cepdnaclk.github.io/e19-co226-Online-Learning-Platform", - "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/co226/thumbnail.jpg", - "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co226/E19/Online-Learning-Platform/" - }, { "title": "Online Shopping System", "category": { diff --git a/projects/v1/filter/students/index.json b/projects/v1/filter/students/index.json index f4a63120..2d7d6730 100644 --- a/projects/v1/filter/students/index.json +++ b/projects/v1/filter/students/index.json @@ -4342,6 +4342,19 @@ "page_url": "https://cepdnaclk.github.io/e17-3yp-E-Parking-System", "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/3yp/thumbnail.jpg", "api_url": "https://api.ce.pdn.ac.lk/projects/v1/3yp/E17/E-Parking-System/" + }, + { + "title": "RV32IM Pipeline Implementation Group1", + "category": { + "code": "co502", + "title": "Advanced Computer Architecture (CO502)", + "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/" + }, + "project_url": "https://projects.ce.pdn.ac.lk/co502/e17/RV32IM-Pipeline-Implementation-Group1/", + "repo_url": "https://github.com/cepdnaclk/e17-co502-RV32IM-Pipeline-Implementation-Group1", + "page_url": "https://cepdnaclk.github.io/e17-co502-RV32IM-Pipeline-Implementation-Group1", + "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg", + "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/E17/RV32IM-Pipeline-Implementation-Group1/" } ], "E/17/027": [ @@ -4648,6 +4661,21 @@ "api_url": "https://api.ce.pdn.ac.lk/projects/v1/3yp/E17/Remote-Gatekeeping-System/" } ], + "E/17/091": [ + { + "title": "RV32IM Pipeline Implementation Group1", + "category": { + "code": "co502", + "title": "Advanced Computer Architecture (CO502)", + "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/" + }, + "project_url": "https://projects.ce.pdn.ac.lk/co502/e17/RV32IM-Pipeline-Implementation-Group1/", + "repo_url": "https://github.com/cepdnaclk/e17-co502-RV32IM-Pipeline-Implementation-Group1", + "page_url": "https://cepdnaclk.github.io/e17-co502-RV32IM-Pipeline-Implementation-Group1", + "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg", + "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/E17/RV32IM-Pipeline-Implementation-Group1/" + } + ], "E/17/100": [ { "title": "Document Tag Generator", @@ -5742,6 +5770,19 @@ "page_url": "https://cepdnaclk.github.io/e17-3yp-E-Parking-System", "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/3yp/thumbnail.jpg", "api_url": "https://api.ce.pdn.ac.lk/projects/v1/3yp/E17/E-Parking-System/" + }, + { + "title": "RV32IM Pipeline Implementation Group1", + "category": { + "code": "co502", + "title": "Advanced Computer Architecture (CO502)", + "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/" + }, + "project_url": "https://projects.ce.pdn.ac.lk/co502/e17/RV32IM-Pipeline-Implementation-Group1/", + "repo_url": "https://github.com/cepdnaclk/e17-co502-RV32IM-Pipeline-Implementation-Group1", + "page_url": "https://cepdnaclk.github.io/e17-co502-RV32IM-Pipeline-Implementation-Group1", + "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg", + "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/E17/RV32IM-Pipeline-Implementation-Group1/" } ], "E/17/297": [ @@ -5990,6 +6031,19 @@ "page_url": "https://cepdnaclk.github.io/e17-3yp-maker-mate", "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/3yp/thumbnail.jpg", "api_url": "https://api.ce.pdn.ac.lk/projects/v1/3yp/E17/maker-mate/" + }, + { + "title": "RV32IM Pipeline Implementation Group1", + "category": { + "code": "co502", + "title": "Advanced Computer Architecture (CO502)", + "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/" + }, + "project_url": "https://projects.ce.pdn.ac.lk/co502/e17/RV32IM-Pipeline-Implementation-Group1/", + "repo_url": "https://github.com/cepdnaclk/e17-co502-RV32IM-Pipeline-Implementation-Group1", + "page_url": "https://cepdnaclk.github.io/e17-co502-RV32IM-Pipeline-Implementation-Group1", + "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg", + "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/E17/RV32IM-Pipeline-Implementation-Group1/" } ], "E/17/352": [ diff --git a/projects/v1/filter/tags/index.json b/projects/v1/filter/tags/index.json index dfe60b24..45e1530b 100644 --- a/projects/v1/filter/tags/index.json +++ b/projects/v1/filter/tags/index.json @@ -627,6 +627,19 @@ "page_url": "https://cepdnaclk.github.io/e18-co502-RV32IM-pipeline-implementation-group7", "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg", "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/E18/RV32IM-pipeline-implementation-group7/" + }, + { + "title": "RV32IM Pipeline Implementation Group1", + "category": { + "code": "co502", + "title": "Advanced Computer Architecture (CO502)", + "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/" + }, + "project_url": "https://projects.ce.pdn.ac.lk/co502/e17/RV32IM-Pipeline-Implementation-Group1/", + "repo_url": "https://github.com/cepdnaclk/e17-co502-RV32IM-Pipeline-Implementation-Group1", + "page_url": "https://cepdnaclk.github.io/e17-co502-RV32IM-Pipeline-Implementation-Group1", + "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg", + "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/E17/RV32IM-Pipeline-Implementation-Group1/" } ], "Computer Architecture, Operating Systems, Systems-on-chip design": [ @@ -5072,6 +5085,19 @@ "page_url": "https://cepdnaclk.github.io/e18-co502-RV32IM-pipeline-implementation-group7", "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg", "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/E18/RV32IM-pipeline-implementation-group7/" + }, + { + "title": "RV32IM Pipeline Implementation Group1", + "category": { + "code": "co502", + "title": "Advanced Computer Architecture (CO502)", + "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/" + }, + "project_url": "https://projects.ce.pdn.ac.lk/co502/e17/RV32IM-Pipeline-Implementation-Group1/", + "repo_url": "https://github.com/cepdnaclk/e17-co502-RV32IM-Pipeline-Implementation-Group1", + "page_url": "https://cepdnaclk.github.io/e17-co502-RV32IM-Pipeline-Implementation-Group1", + "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg", + "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/E17/RV32IM-Pipeline-Implementation-Group1/" } ], "RISCV": [