This repository has been archived by the owner on Sep 25, 2019. It is now read-only.
forked from flashrom/flashrom
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathsst28sf040.c
127 lines (106 loc) · 3.38 KB
/
sst28sf040.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
/*
* This file is part of the flashrom project.
*
* Copyright (C) 2000 Silicon Integrated System Corporation
* Copyright (C) 2005 coresystems GmbH <[email protected]>
* Copyright (C) 2009 Sean Nelson <[email protected]>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/
#include "flash.h"
#include "chipdrivers.h"
#define AUTO_PG_ERASE1 0x20
#define AUTO_PG_ERASE2 0xD0
#define AUTO_PGRM 0x10
#define CHIP_ERASE 0x30
#define RESET 0xFF
#define READ_ID 0x90
int protect_28sf040(struct flashctx *flash)
{
chipaddr bios = flash->virtual_memory;
chip_readb(flash, bios + 0x1823);
chip_readb(flash, bios + 0x1820);
chip_readb(flash, bios + 0x1822);
chip_readb(flash, bios + 0x0418);
chip_readb(flash, bios + 0x041B);
chip_readb(flash, bios + 0x0419);
chip_readb(flash, bios + 0x040A);
return 0;
}
int unprotect_28sf040(struct flashctx *flash)
{
chipaddr bios = flash->virtual_memory;
chip_readb(flash, bios + 0x1823);
chip_readb(flash, bios + 0x1820);
chip_readb(flash, bios + 0x1822);
chip_readb(flash, bios + 0x0418);
chip_readb(flash, bios + 0x041B);
chip_readb(flash, bios + 0x0419);
chip_readb(flash, bios + 0x041A);
return 0;
}
int erase_sector_28sf040(struct flashctx *flash, unsigned int address,
unsigned int sector_size)
{
chipaddr bios = flash->virtual_memory;
/* This command sequence is very similar to erase_block_82802ab. */
chip_writeb(flash, AUTO_PG_ERASE1, bios);
chip_writeb(flash, AUTO_PG_ERASE2, bios + address);
/* wait for Toggle bit ready */
toggle_ready_jedec(flash, bios);
/* FIXME: Check the status register for errors. */
return 0;
}
/* chunksize is 1 */
int write_28sf040(struct flashctx *flash, const uint8_t *src, unsigned int start, unsigned int len)
{
int i;
chipaddr bios = flash->virtual_memory;
chipaddr dst = flash->virtual_memory + start;
for (i = 0; i < len; i++) {
/* transfer data from source to destination */
if (*src == 0xFF) {
dst++, src++;
/* If the data is 0xFF, don't program it */
continue;
}
/*issue AUTO PROGRAM command */
chip_writeb(flash, AUTO_PGRM, dst);
chip_writeb(flash, *src++, dst++);
/* wait for Toggle bit ready */
toggle_ready_jedec(flash, bios);
}
return 0;
}
static int erase_28sf040(struct flashctx *flash)
{
chipaddr bios = flash->virtual_memory;
chip_writeb(flash, CHIP_ERASE, bios);
chip_writeb(flash, CHIP_ERASE, bios);
programmer_delay(10);
toggle_ready_jedec(flash, bios);
/* FIXME: Check the status register for errors. */
return 0;
}
int erase_chip_28sf040(struct flashctx *flash, unsigned int addr,
unsigned int blocklen)
{
if ((addr != 0) || (blocklen != flash->chip->total_size * 1024)) {
msg_cerr("%s called with incorrect arguments\n",
__func__);
return -1;
}
return erase_28sf040(flash);
}