Skip to content

Latest commit

 

History

History
12 lines (9 loc) · 512 Bytes

Readme.md

File metadata and controls

12 lines (9 loc) · 512 Bytes

Implementation Files for emulation of a topological quantum processor on Intel Arria 10 GX.

Built using : https://github.com/hls-fpga-machine-learning/hls4ml

Contributors

  • Mohammadreza Noormandipour - Theory
  • Martin Tat - Theory
  • Raghav Kansal - Theory, High Level Implementation
  • Hamza Javed - FPGA Emulation
  • Bartek Borzyszkowski - Neuromorphic Chip Implementation