This directory contains scripts related to the Intel FPGA Partial Reconfiguration design flow.
- jtag.sdc - Default JTAG SDC constraints from the TimeQuest Cookbook.
- jtag_with_a10_pr_ip - Modified version of the JTAG SDC constraints for use in a design with the Arria 10 Partial Reconfiguration Controller IP