-
Notifications
You must be signed in to change notification settings - Fork 2
/
ConvertAdderIntoVerilogForm.m
95 lines (71 loc) · 3.44 KB
/
ConvertAdderIntoVerilogForm.m
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
function [VerilogCode, FileName] = ConvertAdderIntoVerilogForm(AdderObject, IDString, ItsMED, ItsPower, ItsArea)
%FUNCTION DESCRIPTION
% Step 1) Variable Initialization -------------------------------------
N = size(AdderObject, 2);
MED = ItsMED;
P = ItsPower;
A = ItsArea;
WireIndexes = zeros(1, N);
LINES = cell(6,1);
tempLINE = cell(1, 1);
FileName = ['ID_', IDString];
LINES{1} = ['module ', FileName, '(A, B, SUM, COUT);'];
LINES{2} = '// Input & Output Declarations ============================';
LINES{3} = ['input ', '[', int2str(N-1), ':0] A, B;'];
LINES{4} = ['output ', '[', int2str(N-1), ':0] SUM;'];
LINES{5} = ['output COUT;'];
LINES{6} = '// Wires ==================================================';
% Step 1) END ---------------------------------------------------------
% Step 2) How Many Wires Do We Have? ----------------------------------
for i = 1 : N-1
if isequal(AdderObject{i}.carryOut, 'Yes')
WireIndexes(i) = 1;
tempLINE = ['wire C', int2str(i), ';'];
LINES = [LINES; tempLINE];
end
end
tempLINE = '// Body ===================================================';
LINES = [LINES; tempLINE];
% Step 2) END ---------------------------------------------------------
% Step 3) Reform Boolean Expression -----------------------------------
for i = 1 : N
bitPosition = i - 1;
[ ReformedExpression ] = ReformBooleanExpression( AdderObject{i}, bitPosition );
if (i < N)
if isequal(AdderObject{i}.carryOut, 'Yes')
tempLINE = ['assign ', 'SUM[', int2str(bitPosition), '] = ', ...
ReformedExpression{1}, ';'];
LINES = [LINES; tempLINE];
tempLINE = ['assign ', 'C', int2str(i), ' = ', ...
ReformedExpression{2}, ';'];
LINES = [LINES; tempLINE];
else
tempLINE = ['assign ', 'SUM[', int2str(bitPosition), '] = ', ...
ReformedExpression{1}, ';'];
LINES = [LINES; tempLINE];
end
elseif (i == N)
if isequal(AdderObject{i}.carryOut, 'Yes')
tempLINE = ['assign ', 'SUM[', int2str(bitPosition), '] = ', ...
ReformedExpression{1}, ';'];
LINES = [LINES; tempLINE];
tempLINE = ['assign ', 'COUT = ', ...
ReformedExpression{2}, ';'];
LINES = [LINES; tempLINE];
else
tempLINE = ['assign ', 'SUM[', int2str(bitPosition), '] = ', ...
ReformedExpression{1}, ';'];
LINES = [LINES; tempLINE];
end
end
end
% Step 3) END ---------------------------------------------------------
tempLINE = '// MODULE ENDS HERE!';
LINES = [LINES; tempLINE];
tempLINE = 'endmodule';
LINES = [LINES; tempLINE];
%VerilogCode = cell(1, 1);
%VerilogCod{1} = ['MED= ', ' POWER= ', ]
%VerilogCode = [VerilogCode; LINES];
VerilogCode = LINES;
end