Skip to content

Actions: os-fpga/yosys_verific_rs

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
1,109 workflow runs
1,109 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

submodule update fix EDA-3175 yosys-verific CI #1041: Pull request #790 opened by AYYAZmayo
September 18, 2024 05:56 1h 6m 7s AYYAZmayo:main
AYYAZmayo:main
September 18, 2024 05:56 1h 6m 7s
submodule update fix EDA-3175 Increment Version #574: Pull request #790 opened by AYYAZmayo
September 18, 2024 05:56 2s AYYAZmayo:main
AYYAZmayo:main
September 18, 2024 05:56 2s
Update design editor config.json flow after extra wires are removed yosys-verific CI #1040: Pull request #789 opened by chungshien-chai
September 17, 2024 08:05 1h 19m 13s yosys-io
yosys-io
September 17, 2024 08:05 1h 19m 13s
Update design editor config.json flow after extra wires are removed Increment Version #573: Pull request #789 opened by chungshien-chai
September 17, 2024 08:05 27s yosys-io
yosys-io
September 17, 2024 08:05 27s
Cleaning wrapper module after flattening yosys-verific CI #1039: Pull request #788 opened by behzadmehmood
September 16, 2024 18:07 1h 16m 42s EDA-2927
EDA-2927
September 16, 2024 18:07 1h 16m 42s
Cleaning wrapper module after flattening Increment Version #572: Pull request #788 opened by behzadmehmood
September 16, 2024 18:07 25s EDA-2927
EDA-2927
September 16, 2024 18:07 25s
Improve output port trait handling yosys-verific CI #1038: Pull request #787 synchronize by chungshien-chai
September 14, 2024 12:54 1h 1m 24s yosys-io
yosys-io
September 14, 2024 12:54 1h 1m 24s
Improve output port trait handling yosys-verific CI #1037: Pull request #787 synchronize by chungshien-chai
September 14, 2024 12:34 20m 10s yosys-io
yosys-io
September 14, 2024 12:34 20m 10s
Improve output port trait handling yosys-verific CI #1036: Pull request #787 synchronize by chungshien-chai
September 14, 2024 12:18 16m 13s yosys-io
yosys-io
September 14, 2024 12:18 16m 13s
Improve output port trait handling yosys-verific CI #1035: Pull request #787 synchronize by chungshien-chai
September 14, 2024 12:02 16m 40s yosys-io
yosys-io
September 14, 2024 12:02 16m 40s
Improve output port trait handling yosys-verific CI #1034: Pull request #787 synchronize by chungshien-chai
September 14, 2024 07:21 1h 10m 10s yosys-io
yosys-io
September 14, 2024 07:21 1h 10m 10s
Improve output port trait handling yosys-verific CI #1033: Pull request #787 synchronize by chungshien-chai
September 14, 2024 06:33 48m 17s yosys-io
yosys-io
September 14, 2024 06:33 48m 17s
Improve output port trait handling Increment Version #571: Pull request #787 opened by chungshien-chai
September 14, 2024 05:41 25s yosys-io
yosys-io
September 14, 2024 05:41 25s
Improve output port trait handling yosys-verific CI #1032: Pull request #787 opened by chungshien-chai
September 14, 2024 05:41 52m 44s yosys-io
yosys-io
September 14, 2024 05:41 52m 44s
Revert eda_3175 Data signals Increment Version #570: Pull request #786 opened by alaindargelas
September 13, 2024 22:53 26s revert_eda_3175_data_sigs
revert_eda_3175_data_sigs
September 13, 2024 22:53 26s
Revert eda_3175 Data signals yosys-verific CI #1031: Pull request #786 opened by alaindargelas
September 13, 2024 22:53 1h 16m 42s revert_eda_3175_data_sigs
revert_eda_3175_data_sigs
September 13, 2024 22:53 1h 16m 42s
Update CI.yml yosys-verific CI #1030: Pull request #784 synchronize by NadeemYaseen
September 13, 2024 20:34 1h 26m 43s macostry
macostry
September 13, 2024 20:34 1h 26m 43s
Update CI.yml yosys-verific CI #1029: Pull request #784 synchronize by NadeemYaseen
September 13, 2024 19:22 1h 13m 3s macostry
macostry
September 13, 2024 19:22 1h 13m 3s
valgrind valgrind #104: Scheduled
September 13, 2024 19:10 4h 58m 27s main
main
September 13, 2024 19:10 4h 58m 27s
Submodule update/EDA-3175: add extra cell/ports to add O_FAB yosys-verific CI #1028: Pull request #785 opened by AYYAZmayo
September 12, 2024 04:33 1h 17m 46s AYYAZmayo:main
AYYAZmayo:main
September 12, 2024 04:33 1h 17m 46s
Submodule update/EDA-3175: add extra cell/ports to add O_FAB Increment Version #569: Pull request #785 opened by AYYAZmayo
September 12, 2024 04:33 2s AYYAZmayo:main
AYYAZmayo:main
September 12, 2024 04:33 2s
Update CI.yml yosys-verific CI #1027: Pull request #784 synchronize by NadeemYaseen
September 11, 2024 16:20 1h 12m 10s macostry
macostry
September 11, 2024 16:20 1h 12m 10s
Update CI.yml Increment Version #568: Pull request #784 opened by NadeemYaseen
September 11, 2024 16:11 31s macostry
macostry
September 11, 2024 16:11 31s
Update CI.yml yosys-verific CI #1026: Pull request #784 opened by NadeemYaseen
September 11, 2024 16:11 9m 38s macostry
macostry
September 11, 2024 16:11 9m 38s
Adding pass through LUTs before handling dangling wires. yosys-verific CI #1025: Pull request #783 synchronize by behzadmehmood
September 10, 2024 07:31 1h 17m 25s EDA-3195
EDA-3195
September 10, 2024 07:31 1h 17m 25s