Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Segmentation fault with typedefs within generate statement #21

Open
cfuguet opened this issue Jul 26, 2024 · 0 comments
Open

Segmentation fault with typedefs within generate statement #21

cfuguet opened this issue Jul 26, 2024 · 0 comments

Comments

@cfuguet
Copy link

cfuguet commented Jul 26, 2024

Hello PULP team,

First, thank you very much for all these very useful tools and designs that you contribute to the open hardware community.

I would like to report an issue on the SVASE tool. I was trying to "SVASE" the HPDcache IP I developed but I had some issues. Debugging a little bit with GDB, I found that SVASE does not support type definitions (typedef) within generate statements. I joined an example SystemVerilog file where SVASE is failing (Segmentation Fault).

Luckily, there are only 2 places where I do that in the HPDcache and it was very easy to relocate those typedefs outside the generate statements. Nevertheless, as this is supported by the SystemVerilog standard, I wanted to report the issue.

typedef_in_generate.sv.gz

Thank you !

Best regards

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant