Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Evaluate/support new ASAP7 6-track library #624

Open
harrisonliew opened this issue Oct 22, 2021 · 5 comments
Open

Evaluate/support new ASAP7 6-track library #624

harrisonliew opened this issue Oct 22, 2021 · 5 comments
Labels
enhancement low priority Easy workaround exists, regular QoL issue

Comments

@harrisonliew
Copy link
Contributor

https://github.com/The-OpenROAD-Project/asap7/tree/master/asap7sc6t_26 added on Oct. 15, 2021
@harrisonliew harrisonliew added enhancement low priority Easy workaround exists, regular QoL issue labels Oct 22, 2021
@Waxpple
Copy link
Contributor

Waxpple commented Aug 4, 2022

Have we evaluated the new asap7 version 28?

@harrisonliew
Copy link
Contributor Author

No, we have not yet. PRs are welcome!

@Waxpple
Copy link
Contributor

Waxpple commented Aug 11, 2022

@harrisonliew
Done. Please review the PR #673 and let me know if it is not working.
I have tested it.

@Waxpple
Copy link
Contributor

Waxpple commented Aug 11, 2022 •
edited
Loading

There are some fixes in the newer version:

  1. ICG lib with "clock gating function and state table" has been fixed. Question related to M5, M6 spacing? The-OpenROAD-Project/asap7#3
    Edit: ICG*DC* cells with incorrect width has been fixed. DRC error regarding fin The-OpenROAD-Project/asap7#12
  2. Large ASNYC FF delay has been fixed. layout editor crashes upon opening any asap7_TechLib ivpcell crash The-OpenROAD-Project/asap7#9
  3. Multi-VT GDS files missing has been fixed.

One known issue

  1. Missing prefix in Verilog module name. https://github.com/The-OpenROAD-Project/asap7/pull/33

@Waxpple
Copy link
Contributor

Waxpple commented Aug 11, 2022

Also, I think somehow the timing library in version 27 caused the simulation to fail with a timeout. Still verifying this theory.

joennlae added a commit to joennlae/OpenROAD-flow-scripts that referenced this issue Sep 8, 2022
@joennlae
asap7: update to asap7 v28 + adding super low threshold option
9a3c144 
Fixes multiple issues: ucb-bar/hammer#624 (comment)

> ### There are some fixes in the newer version:
> 1. ICG lib with "clock gating function and state table" has been fixed. [ICG cells throw an error in library compiler The-OpenROAD-Project/asap7#3](The-OpenROAD-Project/asap7#3)
>    Edit: ICG*DC* cells with incorrect width has been fixed. [ICG*DC* cells have incorrect width The-OpenROAD-Project/asap7#12](The-OpenROAD-Project/asap7#12)
> 2. Large ASNYC FF delay has been fixed. [Wrong timing values (1e31) for ASYNC_DFFHx1_ASAP7_75t_R in the sc7p5t_SEQ_RVT_SS_nldm_201020 library The-OpenROAD-Project/asap7#9](The-OpenROAD-Project/asap7#9)
> 3. Multi-VT GDS files missing has been fixed.
>
> ### One known issue
> 1. Missing prefix in Verilog module name. ["AM" in the prefix of the module name "SRAM" is missing. The-OpenROAD-Project/asap7#33](https://github.com/The-OpenROAD-Project/asap7/pull/33)

Signed-off-by: Jannis Schönleber <[email protected]>
joennlae added a commit to joennlae/OpenROAD-flow-scripts that referenced this issue Sep 12, 2022
@joennlae
asap7: update to asap7 v28 + adding super low threshold option
556beab 
Fixes multiple issues: ucb-bar/hammer#624 (comment)

> ### There are some fixes in the newer version:
> 1. ICG lib with "clock gating function and state table" has been fixed. [ICG cells throw an error in library compiler The-OpenROAD-Project/asap7#3](The-OpenROAD-Project/asap7#3)
>    Edit: ICG*DC* cells with incorrect width has been fixed. [ICG*DC* cells have incorrect width The-OpenROAD-Project/asap7#12](The-OpenROAD-Project/asap7#12)
> 2. Large ASNYC FF delay has been fixed. [Wrong timing values (1e31) for ASYNC_DFFHx1_ASAP7_75t_R in the sc7p5t_SEQ_RVT_SS_nldm_201020 library The-OpenROAD-Project/asap7#9](The-OpenROAD-Project/asap7#9)
> 3. Multi-VT GDS files missing has been fixed.
>
> ### One known issue
> 1. Missing prefix in Verilog module name. ["AM" in the prefix of the module name "SRAM" is missing. The-OpenROAD-Project/asap7#33](https://github.com/The-OpenROAD-Project/asap7/pull/33)

Signed-off-by: Jannis Schönleber <[email protected]>
@harrisonliew harrisonliew mentioned this issue Mar 13, 2023
Open
3 tasks
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
enhancement low priority Easy workaround exists, regular QoL issue
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
2 participants
@harrisonliew @Waxpple