Skip to content

Commit

Permalink
First tries...
Browse files Browse the repository at this point in the history
  • Loading branch information
RailProfAC committed Jan 3, 2019
1 parent 1c890ce commit 98183bd
Show file tree
Hide file tree
Showing 11 changed files with 12 additions and 0 deletions.
Binary file added DriveSystem.slx
Binary file not shown.
Binary file added DriveSystem.slx.autosave
Binary file not shown.
Binary file added DriveSystem.slxc
Binary file not shown.
Binary file added ElectricalDrive.slx
Binary file not shown.
Binary file added ac6_IPMSM.slxc
Binary file not shown.
Binary file added slprj/sim/varcache/DriveSystem/checksumOfCache.mat
Binary file not shown.
6 changes: 6 additions & 0 deletions slprj/sim/varcache/DriveSystem/tmwinternal/simulink_cache.xml
Original file line number Diff line number Diff line change
@@ -0,0 +1,6 @@
<?xml version="1.0" encoding="UTF-8"?>
<MF0 version="1.1" packageUris="http://schema.mathworks.com/mf0/SlCache/19700101">
<slcache.FileAttributes type="slcache.FileAttributes" uuid="3c0613fb-6981-44ec-9f16-8ffc4754cad1">
<checksum>eOWnlt0FM/xYFlURbHSrsQ==</checksum>
</slcache.FileAttributes>
</MF0>
Binary file added slprj/sim/varcache/DriveSystem/varInfo.mat
Binary file not shown.
Binary file added slprj/sim/varcache/ac6_IPMSM/checksumOfCache.mat
Binary file not shown.
6 changes: 6 additions & 0 deletions slprj/sim/varcache/ac6_IPMSM/tmwinternal/simulink_cache.xml
Original file line number Diff line number Diff line change
@@ -0,0 +1,6 @@
<?xml version="1.0" encoding="UTF-8"?>
<MF0 version="1.1" packageUris="http://schema.mathworks.com/mf0/SlCache/19700101">
<slcache.FileAttributes type="slcache.FileAttributes" uuid="ae3acf49-203b-46ef-9ff2-45152bda0cb5">
<checksum>yLtHIH6C7QThTKiPRykklg==</checksum>
</slcache.FileAttributes>
</MF0>
Binary file added slprj/sim/varcache/ac6_IPMSM/varInfo.mat
Binary file not shown.

0 comments on commit 98183bd

Please sign in to comment.