Skip to content
/ Risco-5 Public

Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.

License

CERN-OHL-P-2.0 and 2 other licenses found

Licenses found

CERN-OHL-P-2.0
LICENSE
CC-BY-SA-4.0
LICENSE-CC
MIT
LICENSE-MIT
Notifications You must be signed in to change notification settings

JN513/Risco-5

RISCO 5

Processor logo

Multi-cycle processor RISC-V with RV32I/E[M] implementation, developed during some days off.

Project Official Language

The official language adopted by the project is Brazilian Portuguese; therefore, most of the documentation and commits are in this language.

Processor CI

Build Status

Implementation

The processor was implemented using Verilog HDL and features a multi-cycle implementation without pipelining.

Software

The software directory contains examples and tests written in Assembly, along with their respective memory files. Additionally, there's a script available to convert Assembly code into memory files. The official processor firmware is also available in the software/firmware directory.

Tests

The tests directory includes various tests built using Iverilog. All tests in this directory are compatible with Iverilog.

RISCO 5 Family:

Questions and Suggestions

The official documentation is available at: https://jn513.github.io/Risco-5/. If you have any questions or suggestions, feel free to use the ISSUES section on GitHub. Contributions are welcome, and all Pull requests will be reviewed and merged if possible.

Contribution

If you'd like to contribute to the project, please feel free to do so. The CONTRIBUTING.md file contains the necessary instructions.

License

This project is licensed under the CERN-OHL-P-2.0 license, which grants full freedom for use. The software is licensed under the MIT License, and the documentation under CC BY-SA 4.0.

Logo author: Mateus Luck