Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

OpenBLAS: Build for riscv64 #10099

Open
wants to merge 3 commits into
base: master
Choose a base branch
from
Open
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion O/OpenBLAS/[email protected]/build_tarballs.jl
Original file line number Diff line number Diff line change
Expand Up @@ -18,4 +18,4 @@ build_tarballs(ARGS, name, version, sources, script, platforms, products, depend
preferred_gcc_version=v"11", lock_microarchitecture=false,
julia_compat="1.11", preferred_llvm_version=preferred_llvm_version)

# Build trigger: 4
# Build trigger: 5
2 changes: 1 addition & 1 deletion O/OpenBLAS/[email protected]/build_tarballs.jl
Original file line number Diff line number Diff line change
Expand Up @@ -19,4 +19,4 @@ build_tarballs(ARGS, name, version, sources, script, platforms, products, depend
preferred_gcc_version=v"11", lock_microarchitecture=false,
julia_compat="1.11", preferred_llvm_version=preferred_llvm_version)

# Build trigger: 4
# Build trigger: 5
5 changes: 5 additions & 0 deletions O/OpenBLAS/common.jl
Original file line number Diff line number Diff line change
Expand Up @@ -182,6 +182,11 @@ function openblas_script(;num_64bit_threads::Integer=32, openblas32::Bool=false,
flags+=(TARGET=ARMV7)
elif [[ ${target} == powerpc64le-* ]]; then
flags+=(TARGET=POWER8 DYNAMIC_ARCH=1)
elif [[ ${target} == riscv64-* ]]; then
# We would like to enable DYNAMIC_ARCH=1, but we cannot:
# GCC 12 doesn't support RISC-V vector instructions
# GCC 13 does not know the type `vfloat32m4x2_t`
flags+=(TARGET=RISCV64_GENERIC)
eschnett marked this conversation as resolved.
Show resolved Hide resolved
fi

# If we're building for x86_64 Windows gcc7+, we need to disable usage of
Expand Down