Popular repositories Loading

1. MOD_10_Sync_Counter_Mixed_sig_SoC MOD_10_Sync_Counter_Mixed_sig_SoC Public

   This repository is created for the submission of the files for the Mixed Signal SoC Hackathon

   Verilog 1

2. Fet-Based-Master-Slave-Negative-Edge-Triggered-Flipflop-Using-Sky130pdk Fet-Based-Master-Slave-Negative-Edge-Triggered-Flipflop-Using-Sky130pdk Public

   This repository has been created for the circuit simulation project in eSim

   1

3. Introduction-to-ASIC-Flow Introduction-to-ASIC-Flow Public

   1

4. RISCV-Processor-Using-TLV RISCV-Processor-Using-TLV Public

   C 1 2

5. Physical-Design-Using-Openlane Physical-Design-Using-Openlane Public

   1

6. RISCV-based-Automatic-Sanitizer-Dispenser RISCV-based-Automatic-Sanitizer-Dispenser Public

   Verilog 1