Skip to content

Designing a fully pipelined and parallel FIR filter with float and fixed-point datatype. Using the Kria KV260 FPGA, HLS and Pynq

Notifications You must be signed in to change notification settings

Nunigan/FIR-FIlter_HLS

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

16 Commits
 
 
 
 
 
 
 
 
 
 

Repository files navigation

About

Designing a fully pipelined and parallel FIR filter with float and fixed-point datatype. Using the Kria KV260 FPGA, HLS and Pynq

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published