Skip to content

Commit

Permalink
initial support Neoverse V2
Browse files Browse the repository at this point in the history
  • Loading branch information
@JanLJL
JanLJL committed Mar 4, 2024
1 parent a2b40b9 commit 3435641
Show file tree
Hide file tree
Showing 4 changed files with 4,662 additions and 42 deletions.
86 changes: 45 additions & 41 deletions README.rst
View file
Original file line number Diff line number Diff line change
Expand Up @@ -101,7 +101,7 @@ The usage of OSACA can be listed as:
--arch ARCH
needs to be replaced with the target architecture abbreviation.
Possible options are ``SNB``, ``IVB``, ``HSW``, ``BDW``, ``SKX``, ``CSX``, ``ICL`` (Client), ``ICX`` (Server) for the latest Intel micro architectures starting from Intel Sandy Bridge and ``ZEN1``, ``ZEN2``, and ``ZEN3`` for AMD Zen architectures.
Furthermore, ``TX2`` for Marvell`s ARM-based ThunderX2 , ``N1`` for ARM's Neoverse, ``A72`` for ARM Cortex-A72, ``TSV110`` for the HiSilicon TaiShan v110, ``A64FX`` for Fujitsu's HPC ARM architecture, and ``M1`` for the Apple M1-Firestorm performance core are available.
Furthermore, ``TX2`` for Marvell`s ARM-based ThunderX2 , ``N1`` for ARM's Neoverse, ``A72`` for ARM Cortex-A72, ``TSV110`` for the HiSilicon TaiShan v110, ``A64FX`` for Fujitsu's HPC ARM architecture, ``M1`` for the Apple M1-Firestorm performance core, and ``V2`` for the Neoverse V2 (used in NVIDIA's Grace CPU) are available.
If no micro-architecture is given, OSACA assumes a default architecture for x86/AArch64.
--fixed
Run the throughput analysis with fixed port utilization for all suitable ports per instruction.
Expand Down Expand Up @@ -142,49 +142,53 @@ Supported microarchitectures
-----------------------------
**x86 CPUs**

+---------+----------------+------------+
|Designer | Model/microarch| OSACA flag |
+=========+================+============+
| | | Sandy Bridge | ``SNB`` |
| | +----------------+------------+
| | | Ivy Bridge | ``IVB`` |
| | +----------------+------------+
| | | Haswell | ``HSW`` |
| | Intel +----------------+------------+
| | | Broadwell | ``BDW`` |
| +----------------+------------+
| | Skylake-X | ``SKX`` |
| +----------------+------------+
| | Cascadelake-X | ``CSX`` |
| +----------------+------------+
| | Icelake client | ``ICL`` |
| +----------------+------------+
| | Icelake server | ``ICX`` |
+---------+----------------+------------+
| | | Naples / Zen 1 | ``ZEN1`` |
| +----------------+------------+
| | AMD | Rome / Zen 2 | ``ZEN2`` |
| +----------------+------------+
| | | Milan / Zen 3 | ``ZEN3`` |
+---------+----------------+------------+
+----------+----------------+------------+
| Designer | Model/microarch| OSACA flag |
+==========+================+============+
| | | Sandy Bridge | ``SNB`` |
| | +----------------+------------+
| | | Ivy Bridge | ``IVB`` |
| | +----------------+------------+
| | | Haswell | ``HSW`` |
| | Intel +----------------+------------+
| | | Broadwell | ``BDW`` |
| +----------------+------------+
| | Skylake-X | ``SKX`` |
| +----------------+------------+
| | Cascadelake-X | ``CSX`` |
| +----------------+------------+
| | Icelake client | ``ICL`` |
| +----------------+------------+
| | Icelake server | ``ICX`` |
+----------+----------------+------------+
| | | Naples / Zen 1 | ``ZEN1`` |
| +----------------+------------+
| | AMD | Rome / Zen 2 | ``ZEN2`` |
| +----------------+------------+
| | | Milan / Zen 3 | ``ZEN3`` |
+----------+----------------+------------+

**ARM AArch64 CPUs**

+---------+----------------+------------+
|Designer | Model/microarch| OSACA flag |
+=========+================+============+
| | | Cortex-A72 | ``A72`` |
| +----------------+------------+
| | ARM | Neoverse N1 | ``N1`` |
+---------+----------------+------------+
| Marvell | ThunderX2 | ``TX2`` |
+---------+----------------+------------+
| Fujitsu | FX700/A64FX | ``A64FX`` |
+---------+----------------+------------+
|HiSilicon| TaiShan v110 | ``TSV110``|
+---------+----------------+------------+
| Apple | M1-Firestorm | ``M1`` |
+---------+----------------+------------+
+-----------+-------------------+-------------+
| Designer | Model/microarch | OSACA flag |
+===========+===================+=============+
| | | Cortex-A72 | ``A72`` |
| +-------------------+-------------+
| | ARM | Neoverse N1 | ``N1`` |
| +-------------------+-------------+
| | | Neoverse V2 | ``V2`` |
+-----------+-------------------+-------------+
| Marvell | ThunderX2 | ``TX2`` |
+-----------+-------------------+-------------+
| Fujitsu | FX700/A64FX | ``A64FX`` |
+-----------+-------------------+-------------+
| HiSilicon | TaiShan v110 | ``TSV110`` |
+-----------+-------------------+-------------+
| Apple | M1-Firestorm | ``M1`` |
+-----------+-------------------+-------------+
| NVIDIA | Neoverse V2/Grace | ``V2`` |
+-----------+-------------------+-------------+

______________________

Expand Down
Loading

0 comments on commit 3435641

Please sign in to comment.