This repository has been archived by the owner on Sep 6, 2024. It is now read-only.
fix: keep power strip density in parity with openlane1 #7
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| name: fpga | |
| on: | |
| push: | |
| workflow_dispatch: | |
| jobs: | |
| fpga: | |
| runs-on: ubuntu-latest | |
| steps: | |
| - name: checkout repo | |
| uses: actions/checkout@v4 | |
| with: | |
| submodules: recursive | |
| - name: FPGA bitstream for TT ASIC Sim (ICE40UP5K) | |
| uses: TinyTapeout/tt-gds-action/fpga/ice40up5k@tt08 |