Skip to content

My SimpleCPU Verilog project, as part of CS240 Computer Architecture course in Özyeğin University.

Notifications You must be signed in to change notification settings

aemreunal/SimpleCPU

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

4 Commits
 
 
 
 
 
 
 
 

Repository files navigation

This repository includes the SimpleCPU Verilog code I wrote, as part of the CS240 Computer Architecture course project at Özyeğin University.

The assembly sort routine was written as part of a homework. It's not a general sort routine; it only sorts even numbers (in decreasing order) and leaves odd numbers in their place.

About

My SimpleCPU Verilog project, as part of CS240 Computer Architecture course in Özyeğin University.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published