-
Notifications
You must be signed in to change notification settings - Fork 16
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
[#56898] Create SO-DIMM DDR5 Tester subchapter
- Loading branch information
Showing
3 changed files
with
32 additions
and
0 deletions.
There are no files selected for viewing
Loading
Sorry, something went wrong. Reload?
Sorry, we cannot display this file.
Sorry, this file is invalid so it cannot be displayed.
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,31 @@ | ||
# SO-DIMM DDR5 Tester | ||
|
||
```{image} images/sodimm-ddr5-tester.png | ||
``` | ||
|
||
The SO-DIMM DDR5 tester is an open source hardware test platform that enables testing and experimenting with various DDR5 SO-DIMM modules and Antmicro LPDDR5 testbed. | ||
|
||
The hardware is open and can be found on GitHub: | ||
<https://github.com/antmicro/sodimm-ddr5-tester> | ||
|
||
The following instructions explain how to set up the board. | ||
|
||
```{warning} | ||
There is a `SW1` `MODE` selector on the right close to FPGA. | ||
The default configuration mode is set to ```JTAG```. If the bitstream needs to be loaded from the Flash memory, select ```Master SPI``` mode. | ||
| Configuration mode | MODE[2] | MODE[1] | MODE[0] | | ||
|--------------------|---------|---------|---------| | ||
| Master Serial | 0 | 0 | 0 | | ||
| Master SPI | 0 | 0 | 1 | | ||
| Master BPI | 0 | 1 | 0 | | ||
| Master SelectMAP | 1 | 0 | 0 | | ||
| JTAG | 1 | 0 | 1 | | ||
| Slave SelectMAP | 1 | 1 | 0 | | ||
| Slave Serial | 1 | 1 | 1 | | ||
Bitstream will be loaded from flash memory upon device power-on or after a PROG button press. | ||
``` | ||
|
||
|
||
|