Skip to content
RISC-V Build

feat(verbose): improve error handling for interrupt reservation #18

Sign in to view logs

feat(verbose): improve error handling for interrupt reservation

feat(verbose): improve error handling for interrupt reservation #18

Triggered via push October 16, 2023 09:24
@josecmjosecm
pushed 8459a8e
main
Status Success
Total duration 1m 38s
Artifacts –

build-riscv.yaml

on: push
Matrix: build-riscv
Fit to window
Zoom out
Zoom in