-
Notifications
You must be signed in to change notification settings - Fork 73
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
test specifying privilege modes in simulation in riscv-dv #197
Conversation
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Remaining comments which cannot be posted as a review comment to avoid GitHub Rate Limit
Links to coverage and verification reports for this PR (#197) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/ |
8162d85
to
006d29b
Compare
0328e72
to
bde701f
Compare
Links to coverage and verification reports for this PR (#197) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/ |
babc37a
to
d6b3e5e
Compare
Links to coverage and verification reports for this PR (#197) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/ |
The PR is not needed anymore, I'm closing it. |
This is a draft to test changes in riscv-dv chipsalliance/riscv-dv#984