Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Update index.md for Caliptra blog #155

Closed
wants to merge 2 commits into from
Closed

Update index.md for Caliptra blog #155

Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
afbbb89
Update index.md
wendallkaters Jan 9, 2025
cc40a3b
Update index.md
wendallkaters Jan 9, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 2 additions & 4 deletions content/news/Caliptra-Support-for-VeeR/index.md
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,19 +1,17 @@
---
date: 2024-12-20T00:00:00Z
date: 2025-01-09T00:00:00Z
title: Caliptra - Support for VeeR EL2 with User Mode and Physical Memory Protection in Tock embedded OS
categories:
- Blog
author:
images: ['news/caliptra-support-for-veer/veer-el2-tock--blog-sm.png']
images: ['news/Caliptra-Support-for-VeeR/VeeR-EL2-Tock--blog-sm.png']
aliases: ['/blog/2025/01/10/caliptra-support-for-veer/']
---

The [Caliptra](https://chipsalliance.github.io/Caliptra/) Root of Trust project, a collaboration between AMD, Google, Microsoft and NVIDIA within the [CHIPS Alliance](https://www.chipsalliance.org/), is steadily heading towards its [2.0 release](https://www.chipsalliance.org/news/caliptra-ocp-global-summit-2024/) – an effort Antmicro is [actively contributing to](https://www.youtube.com/watch?v=hXjUoCGlXyM). They’ve recently described their [implementation of User mode](https://antmicro.com/blog/2024/09/user-mode-in-veer-el2-core-for-caliptra-2-0/) in the RISC-V VeeR EL2 core along with extended Physical Memory Protection, and related to this work, they’ve introduced support for VeeR EL2 with User Mode and PMP to the [Tock](https://github.com/tock/tock) embedded OS. The main goal of this implementation was to test the mode switching feature of the VeeR EL2 core with PMP enabled.

In this article we’ll describe implementation details, including Antmicro’s contributions to Tock, [libtock-c](https://github.com/tock/libtock-c) and [tockloader](https://github.com/tock/tockloader). We’ll also show an [example](https://github.com/chipsalliance/VeeR-EL2-tock-example) in which a Tock application running on a VeeR EL2 core simulated in [Verilator](https://www.veripool.org/verilator/) performs forbidden memory accesses, demonstrating that PMP enforces proper User mode constraints.

![Support for VeeR EL2 in Tock OS illustration](VeeR-EL2-Tock--blog-sm.png)

### Adding new platforms to Tock OS

[Tock](https://tockos.org/) is an embedded operating system written in Rust, designed for running multiple concurrent, mutually distrustful applications on Cortex-M and RISC-V based platforms. As it provides isolation between components to ensure safety and security, it’s a popular choice for Root of Trust projects, such as [OpenTitan](https://antmicro.com/blog/2023/03/adapting-opentitan-for-fpga-prototyping-and-tooling-development/) used e.g. in Google’s [Open Se Cura](https://antmicro.com/blog/2023/11/secure-open-source-ml-with-open-se-cura/) project that Antmicro has also been involved with.
Expand Down