Skip to content

Commit

Permalink
[rtl] The mask unit also needs a chaining check(#232).
Browse files Browse the repository at this point in the history
  • Loading branch information
qinjun-li authored and sequencer committed Jun 6, 2023
1 parent 6b943dd commit 44d0d3b
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion v/src/Lane.scala
Original file line number Diff line number Diff line change
Expand Up @@ -1958,7 +1958,7 @@ class Lane(val parameter: LaneParameter) extends Module with SerializableModule[
vrf.instructionWriteReport.bits.offset := 0.U //todo
vrf.instructionWriteReport.bits.vdOffset := 0.U
vrf.instructionWriteReport.bits.vd.bits := laneRequest.bits.vd
vrf.instructionWriteReport.bits.vd.valid := !laneRequest.bits.decodeResult(Decoder.sWrite) || (laneRequest.bits.loadStore && !laneRequest.bits.store)
vrf.instructionWriteReport.bits.vd.valid := !laneRequest.bits.decodeResult(Decoder.targetRd) || (laneRequest.bits.loadStore && !laneRequest.bits.store)
vrf.instructionWriteReport.bits.vs2 := laneRequest.bits.vs2
vrf.instructionWriteReport.bits.vs1.bits := laneRequest.bits.vs1
vrf.instructionWriteReport.bits.vs1.valid := laneRequest.bits.decodeResult(Decoder.vtype)
Expand Down

0 comments on commit 44d0d3b

Please sign in to comment.