Skip to content
View courageheart's full-sized avatar

Block or report courageheart

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. AMBA_APB_SRAM AMBA_APB_SRAM Public

    AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM and can be used as standalone Verification IP (VIP).

    SystemVerilog 159 62

  2. uvmprimer uvmprimer Public

    Forked from raysalemi/uvmprimer

    Contains the code examples from The UVM Primer Book sorted by chapters.

    SystemVerilog 3 1

  3. SystemOnFPGA SystemOnFPGA Public

    Forked from power-zhy/SystemOnFPGA

    SOC system using verilog on FPGA devices.

    Verilog 2 2

  4. h265-encoder-rtl h265-encoder-rtl Public

    Forked from openasic-org/xk265

    Verilog 2 2

  5. Learn-Algorithms Learn-Algorithms Public

    Forked from nonstriater/Learn-Algorithms

    算法学习笔记

    C 1 1

  6. uvm_auto uvm_auto Public

    Forked from mingzhang952/uvm_auto

    uvm auto generator

    SystemVerilog 1