Skip to content
View dawidzim's full-sized avatar

Block or report dawidzim

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. edalize edalize Public

    Forked from olofk/edalize

    An abstraction library for interfacing EDA tools

    Python 1

  2. ibex ibex Public

    Forked from lowRISC/ibex

    Ibex is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, previously known as zero-riscy.

    SystemVerilog

  3. axi_node axi_node Public

    Forked from olofk/axi_node

    SystemVerilog

  4. Cores-SweRV Cores-SweRV Public

    Forked from chipsalliance/Cores-VeeR-EH1

    SweRV EH1 core

    SystemVerilog

  5. Cores-SweRVolf Cores-SweRVolf Public

    Forked from chipsalliance/VeeRwolf

    FuseSoC-based SoC for SweRV EH1

    Coq

  6. core-v-verif core-v-verif Public

    Forked from openhwgroup/core-v-verif

    Functional verification project for the CORE-V family of RISC-V cores.

    Assembly