Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Correct user_id bit order in gl verilog and layout. #518

Merged
merged 2 commits into from
Jan 10, 2024

Conversation

d-m-bailey
Copy link
Contributor

No description provided.

@d-m-bailey
Copy link
Contributor Author

d-m-bailey commented Dec 6, 2023

Note: These changes have not been tested in simulation. However, I did verify the expected change in the gl verilog. Also verified that there were changes in the mag file, but have not checked the connectivity.
However, should be the same as gf180mcu version.

Fixes #516

Copy link
Contributor

@RTimothyEdwards RTimothyEdwards left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Looks good to me. I'll close my own PR since it was missing one of the fixed lines.

@RTimothyEdwards RTimothyEdwards linked an issue Dec 6, 2023 that may be closed by this pull request
@RTimothyEdwards RTimothyEdwards added the error Something isn't working label Dec 6, 2023
@jeffdi jeffdi merged commit cd263ed into efabless:main Jan 10, 2024
1 check passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
error Something isn't working
Projects
None yet
Development

Successfully merging this pull request may close these issues.

mpw-9: user id bits reversed in gl verilog and layout.
3 participants