Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fixed to pass with verilator --lint-only. #282

Open
wants to merge 1 commit into
base: main
Choose a base branch
from

Conversation

ryos36
Copy link

@ryos36 ryos36 commented Jul 25, 2023

When I ran flow.tcl on openLane 2023.05, an error occurred in STEP 1. In my opinion, there are a few things that should be fixed, which I propose in this pull request.

@marwaneltoukhy
Copy link
Member

Hi @ryos36 do you have the same issue with the latest update to the repo?

@ryos36
Copy link
Author

ryos36 commented Aug 3, 2023

Hi, I used 9e1a493, it seems same issue.

@marwaneltoukhy
Copy link
Member

Can you please post the error? Also, it is intentional that the example is a 16 bit counter not a 32 bit counter.

@ryos36
Copy link
Author

ryos36 commented Aug 10, 2023

sorry late reply.
I used "openlane/2023.05/flow.tcl".
This version uses verilator for lint check.

typescript.txt

@ryos36
Copy link
Author

ryos36 commented Aug 10, 2023

you can check use verilator like as followings.

$ verilator --lint-only -Wall --Wno-DECLFILENAME --top-module user_proj_example -I /foss/pdks/sky130B/libs.ref/sky130_fd_sc_hd/verilog/primitives.v -I /foss/pdks/sky130B/libs.ref/sky130_fd_sc_hd/verilog/sky130_fd_sc_hd.v /foss/designs/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/defines.v /foss/designs/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v -Wno-fatal --relative-includes

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants