ALU design using structural Verilog. Carry-lookahead adder is implemented.
- Test CLA-32
- Add, or, xor, nor output to alu_1
- Design Mod control unit
- Design Mod datapath
- Design 32-bit Mux 8:1
-
Notifications
You must be signed in to change notification settings - Fork 0
eminakgun/mips-alu
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
No description, website, or topics provided.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published