Skip to content
View ericsmi's full-sized avatar

Block or report ericsmi

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. tt08-ddr-throughput-test tt08-ddr-throughput-test Public

    Create a DDR path, then see what clock period it supports.

    Verilog 1

  2. instrumented_adder instrumented_adder Public

    Forked from mattvenn/instrumented_adder

    Instrumenting adders to measure speed

    Verilog

  3. tinytapeout_popcnt tinytapeout_popcnt Public

    popcnt on the input switches

    Verilog 1

  4. tinytapeout-mpw7 tinytapeout-mpw7 Public

    Forked from TinyTapeout/tinytapeout-mpw7

    Verilog

  5. tinytapeout-verilog-div3 tinytapeout-verilog-div3 Public

    Forked from H-S-S-11/tinytapeout-verilog-test

    divide by 3 for TinyTapeout

    Verilog

  6. tt02-verilog-ring-osc-demo tt02-verilog-ring-osc-demo Public

    Forked from TinyTapeout/tt02-verilog-demo

    Verilog demo of two ring oscillators for TT02

    Verilog 3