Skip to content
View guillermofbriceno's full-sized avatar
  • Colorado, United States

Highlights

  • Pro

Block or report guillermofbriceno

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. riscv-zedern riscv-zedern Public

    A RISCV test implementation targetted at the iCE40 HX8K FPGA

    Verilog

  2. bicantor bicantor Public

    A superscalar RISC-V implementation

    Verilog 4 1

  3. lock-flow lock-flow Public

    Lock insertion schemes for use in an FPGA logic locking flow.

    Python 3 2

  4. branch-predictor branch-predictor Public

    Simulation of various branch-prediction methods.

    Python 1

  5. music-player music-player Public

    A modular terminal interface music player.

    Python 1