Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add flexio clock gate #139

Merged
merged 1 commit into from
Jul 3, 2023
Merged

Add flexio clock gate #139

merged 1 commit into from
Jul 3, 2023

Commits on Jul 3, 2023

  1. Add FlexIO clock gates

    1000 clock gates checked against RMs for the 1010, 1020, 1050, and 1060
    MCUs. 1100 clock gates checked against 1170 RM.
    
    Inside of 1000-series chip modules, there are collections of clock gates
    aggregated by their root clock. These collections can help when bulk
    changing clock gates before a root clock update. This commit does not
    implement a corresponding collection for FlexIO root clocks. Besides the
    IPG, the FlexIO root clocks are dedicated for their FlexIO peripheral
    instance. Users can change the single corresponding clock gate before
    updating the root clock. (Ignoring the edge case that FlexIO3 on the
    1060 uses the FlexIO2 root clock.)
    Finomnis authored and mciantyre committed Jul 3, 2023
    Configuration menu
    Copy the full SHA
    ee76313 View commit details
    Browse the repository at this point in the history