Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Equate fieldset names #33

Merged
merged 4 commits into from
Jul 3, 2023
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
16 changes: 16 additions & 0 deletions CHANGELOG.md
Original file line number Diff line number Diff line change
Expand Up @@ -14,6 +14,22 @@ such fields.
Fix the FlexIO timer and shifter counts from four to eight, permitting access
to all available components.

**BREAKING** Rename LPI2C.SIER field "AM1F" to "AM1IE".

**BREAKING** Rename SRC.SRSR field "LOCKUP" to "LOCKUP_SYSRESETREQ" for 1011,
1015, and 1051 MCUs.

**BREAKING** Rename CCM.CS1CDR field "FLEXIO1" to "FLEXIO2" for the 1050 and
1060 families.

**BREAKING** Expose the "TRNG_ACC" field in TRNG.MCTL on the 1015, 1021 MCUs.

**BREAKING** Rename IOMUXC_GPR.GPR26 field "GPIO_SEL" to "GPIO_MUX1_GPIO_SEL,"
and correct the documentation.

**BREAKING** Correct the name, documentation of the SNVS.LPCR field "LVD_EN" on
the 1176.

## [0.5.0] 2022-12-27

Add support for NXP's i.MX RT 1176 dual-core MCUs. An `"imxrt1176_cm7"` feature
Expand Down
12 changes: 12 additions & 0 deletions raltool-cfg.yaml
Original file line number Diff line number Diff line change
Expand Up @@ -150,3 +150,15 @@ transforms:
block: ocotp::Ocotp
from: HW_OCOTP_(.*)
to: $1
# Field is needlessly named 'AM1F' on the 1176.
# All 1000-series use AM1IE. The field meaning
# is the same regardless, and this lets us combine
# the LPI2C blocks.
- RenameFields:
fieldset: lpi2c::regs::Sier
from: AM1F
to: AM1IE
- RenameFields:
fieldset: src::regs::Srsr
from: LOCKUP
to: LOCKUP_SYSRESETREQ
3 changes: 2 additions & 1 deletion raltool/src/combine.rs
Original file line number Diff line number Diff line change
Expand Up @@ -126,7 +126,8 @@ fn equivalent_fieldsets(

a.bit_size == b.bit_size
&& equivalent_slices(&a.fields, &b.fields, |q, r| {
q.bit_offset == r.bit_offset
q.name == r.name
&& q.bit_offset == r.bit_offset
&& q.array == r.array
&& q.bit_size == r.bit_size
&& try_equivalent_enum(&q.enum_read, &r.enum_read)
Expand Down
2 changes: 1 addition & 1 deletion src/blocks/imxrt1011/lpi2c.rs
Original file line number Diff line number Diff line change
Expand Up @@ -1291,7 +1291,7 @@ pub mod SIER {
}
}
#[doc = "Address Match 1 Interrupt Enable"]
pub mod AM1F {
pub mod AM1IE {
pub const offset: u32 = 13;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
Expand Down
2 changes: 1 addition & 1 deletion src/blocks/imxrt1011/src.rs
Original file line number Diff line number Diff line change
Expand Up @@ -163,7 +163,7 @@ pub mod SRSR {
}
}
#[doc = "Indicates a reset has been caused by CPU lockup."]
pub mod LOCKUP {
pub mod LOCKUP_SYSRESETREQ {
pub const offset: u32 = 1;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
Expand Down
2 changes: 1 addition & 1 deletion src/blocks/imxrt1015/src.rs
Original file line number Diff line number Diff line change
Expand Up @@ -163,7 +163,7 @@ pub mod SRSR {
}
}
#[doc = "Indicates a reset has been caused by CPU lockup."]
pub mod LOCKUP {
pub mod LOCKUP_SYSRESETREQ {
pub const offset: u32 = 1;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
Expand Down
Loading
Loading