Skip to content
View jchin2's full-sized avatar

Block or report jchin2

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Vedants_Files_PRESENT80_R1 Vedants_Files_PRESENT80_R1 Public

    Xschem schematic, Magic layout, Klayout layout, ngspice sims, netgen results

    Verilog 1

  2. PRESENT80_R1 PRESENT80_R1 Public

    Verilog

  3. caravel_user_project caravel_user_project Public template

    Forked from efabless/caravel_user_project

    https://caravel-user-project.readthedocs.io

    Verilog

  4. caravel_user_project_analog caravel_user_project_analog Public

    Verilog

  5. OpenLane_designs OpenLane_designs Public

    Place to dump the openlane designs verilog files

    Verilog

  6. EESPFAL EESPFAL Public

    Verilog