Skip to content

jirheee/hazardflow

 
 

Repository files navigation

HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards

HazardFlow HDL is an high-level HDL which enables modular design of pipelines while effectively handling hazards.

Get started with HazardFlow by reading User Guide.

HazardFlow's design is based on the paper "Modular Hardware Design of Pipelined Circuits with Hazards".

Ignore

869e17681673486f656798ae547e1271

About

No description, website, or topics provided.

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • SystemVerilog 49.7%
  • Rust 30.8%
  • Verilog 10.8%
  • Scala 4.4%
  • Python 3.5%
  • Makefile 0.6%
  • Shell 0.2%