🎯
Focusing
| PHD Student@ICT,CAS[2020-] |
| Bachelor-MicroEE@SJTU[2016-2020] |
| Computer Architecture |
| ASIC/FPGA Design |
| RDMA |
| SmartNIC/DPU |
-
Institute of Computing Technology, Chinese Academy of Science
- Beijing
- liaoyunkun.github.io
Popular repositories Loading
-
-
vu13p_corundum
vu13p_corundum PublicForked from maswx/vu13p_corundum
corundum work on vu13p
Verilog 2
-
ZAP
ZAP PublicForked from laiudm/ZAP
ZAP is a pipelined ARMv5T ISA compatible processor with cache and MMU.
Verilog 1
-
computer-science
computer-science PublicForked from ossu/computer-science
🎓 Path to a free self-taught education in Computer Science!
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.