Skip to content

Pull requests: llvm/circt

New pull request New
157 Open 5,757 Closed
157 Open 5,757 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[SMT][python] enable python bindings
#8071 opened Jan 12, 2025 by makslevental Loading…
[HW] Add passes to remove modules from the hierarchy and recursively expose IO of their instances
#8070 opened Jan 12, 2025 by CircuitCoder Loading…
1 task
[CombToAIG] Implement ArrayGet/ArrayCreate/AggregateConst lowering
#8068 opened Jan 12, 2025 by uenoku Loading…
[CombToAIG] Add shl/shru/shrs lowering
#8067 opened Jan 11, 2025 by uenoku Loading…
[FIRRTL] Reuse XMRRefOps in LowerXMR
#8066 opened Jan 10, 2025 by seldridge Loading…
2
[RTGTest] Add dialect materializer RTG Involving the `rtg` dialect
#8063 opened Jan 10, 2025 by maerhart Loading…
[ESI] Add hostmem write support to cosim ESI PyCDE Python CIRCT Design Entry API
#8059 opened Jan 9, 2025 by teqdruid • Draft
[RTG] Add simple linear scan register allocation pass RTG Involving the `rtg` dialect
#8058 opened Jan 9, 2025 by maerhart Loading…
[RTG] Add ISA assembly emission pass RTG Involving the `rtg` dialect
#8057 opened Jan 9, 2025 by maerhart Loading…
[RTGTest] Add a few instructions RTG Involving the `rtg` dialect
#8056 opened Jan 9, 2025 by maerhart Loading…
1
[RTGTest] Add representation for immediates RTG Involving the `rtg` dialect
#8053 opened Jan 9, 2025 by maerhart Loading…
[RTGTest] Improved register representation RTG Involving the `rtg` dialect
#8052 opened Jan 9, 2025 by maerhart Loading…
[HW] Enable parametric polymorphism for module parameters
#8040 opened Jan 8, 2025 by bubblepipe42 Loading…
[LLHD] Removing llhd-sim tests LLHD
#8036 opened Jan 7, 2025 by teqdruid Loading…
3
[RTG] Add context resource attribute interface RTG Involving the `rtg` dialect
#8034 opened Jan 6, 2025 by maerhart Loading…
2
Convert ICE40 to BLIF
#8031 opened Jan 5, 2025 by darthscsi • Draft
[FIRRTL] Add View Intrinsic
#8026 opened Jan 3, 2025 by seldridge • Draft
[ImportVerilog] add real literal support, refine real type, and add real format support Moore
#8020 opened Dec 29, 2024 by chenbo-again • Draft
6
Add the BLIF dialect.
#8019 opened Dec 29, 2024 by darthscsi Loading…
4
Add the ICE40 dialect.
#8018 opened Dec 27, 2024 by darthscsi Loading…
11
[ImportVerilog] Add foreach statement support. Moore
#8017 opened Dec 26, 2024 by chenbo-again Loading…
9
[ImportVerilog] Support for Procedural assign statements ImportVerilog Moore
#8010 opened Dec 19, 2024 by owlxiao Loading…
2
[ImportVerilog] sva prototype ImportVerilog Moore
#7999 opened Dec 16, 2024 by chenbo-again • Draft
[RTG][Elaboration] Move ConstantLike check after TypeSwitch for better performance RTG Involving the `rtg` dialect
#7998 opened Dec 16, 2024 by maerhart Loading…
1
[RTG][Elaboration] Do not internalize primitive values RTG Involving the `rtg` dialect
#7997 opened Dec 16, 2024 by maerhart Loading…
ProTip! Updated in the last three days: updated:>2025-01-09.