- I'm Jyun-Siou Huang (黃俊修), you can call me Nietz (I named it 'cause I'm into existentialism).
- I research Hardware accelerators on AI/ML field, which involve many, such as ASIC/FPGA hardware implementation, hardware modelling, workload scheduling, and etc. You can see my interested papers (here)
- Currrently, I'm a PhD student at National Tsing Hua University, Taiwan. Welcome to contact me if you have the same research interests with me.
- Besides, I play the violin, enjoying Classics and Jazz in my leisure time. If you wish, follow my social media and make friends.
Machine Learining Researcher & Digital IC Designer
"Be creative, be humble."
Highlights
- Pro
Pinned Loading
-
Cycle-accurate-Eyeriss-model
Cycle-accurate-Eyeriss-model PublicA scalable Eyeriss model in SystemC.
-
RISC-V-SoC-Design
RISC-V-SoC-Design PublicSingle RISC-V CPU attached on AMBA AHB with Instruction and Data memories.
SystemVerilog 11
-
AIML-random-resources
AIML-random-resources PublicThis repository collects lots of useful resources sharing from AI/ML Community discord server.
-
2019-CIC-Contest---Image-Convolutional-Circuit-Design
2019-CIC-Contest---Image-Convolutional-Circuit-Design Public2019 CIC contest preliminary topic
Verilog 7
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.