Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

feat: add DecidableRel instances for BitVec #24

Closed
wants to merge 1 commit into from
Closed

Conversation

bollu
Copy link

@bollu bollu commented Sep 27, 2024

We follow the recipe for Decidable and create a decidable instance for any bitvector width.

This was motivated in a case-bash that was used to prove an sdiv lemma at width 1. However, due to file ordering constraints, we cannot we use the DecidableRel machinery to implement the lemma sdiv_eq_and.

We follow the recipe for `Decidable` and create a decidable instance for
any bitvector width.

This was motivated in a case-bash that was used to prove an `sdiv` lemma at width 1.
However, due to file ordering constraints, we cannot we use the `DecidableRel`
machinery to implement the lemma `sdiv_eq_and`.
@tobiasgrosser
Copy link

Nice. Thank you.

@bollu bollu closed this Sep 27, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants