Skip to content

@HEP-SoC HEP-SoC

Change the repository type filter

All

    Repositories list

    14 repositories

    • SoCMake

      Public
      CMake based hardware build system
      cmakeasicfpgavhdlbuild-automationverilogbuild-systemsystemverilogintegrated-circuitssystem-on-chip
      CMake
      •
      GNU Lesser General Public License v3.0
      •2•10•16•0•Updated Jan 23, 2025Jan 23, 2025

    • riscv-dbg

      Public
      RISC-V Debug Support for our PULP RISC-V Cores
      SystemVerilog
      •
      Other
      •78•0•0•0•Updated Jan 21, 2025Jan 21, 2025

    • common_cells

      Public
      Common SystemVerilog components
      SystemVerilog
      •
      Other
      •150•0•0•0•Updated Jan 20, 2025Jan 20, 2025

    • cluster_interconnect

      Public
      SystemVerilog
      •
      Other
      •15•0•0•0•Updated Jan 20, 2025Jan 20, 2025

    • PeakRDL-socgen

      Public
      Python
      •
      GNU General Public License v3.0
      •0•0•2•1•Updated Jan 13, 2025Jan 13, 2025

    • svuvm-socmake

      Public
      SystemVerilog UVM SoCMake package
      CMake
      •1•0•0•0•Updated Jan 10, 2025Jan 10, 2025

    • picorv32_socmake

      Public
      PicoRV32 - A Size-Optimized RISC-V CPU
      Verilog
      •
      ISC License
      •769•0•0•0•Updated Dec 4, 2024Dec 4, 2024

    • PeakRDL-regblock

      Public
      Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
      Python
      •
      GNU General Public License v3.0
      •44•0•1•0•Updated Nov 7, 2024Nov 7, 2024

    • apb_crc_uvm_socmake

      Public
      C++
      •
      GNU General Public License v3.0
      •1•0•0•0•Updated Oct 26, 2024Oct 26, 2024

    • pulpissimo

      Public
      This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster.
      SystemVerilog
      •
      Other
      •169•0•0•0•Updated Oct 17, 2024Oct 17, 2024

    • verilog-perl

      Public
      Verilog parser, preprocessor, and related tools for the Verilog-Perl package
      Perl
      •
      Artistic License 2.0
      •34•0•0•0•Updated Sep 2, 2024Sep 2, 2024

    • tech_cells_generic

      Public
      Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
      SystemVerilog
      •
      Other
      •30•0•0•0•Updated Aug 29, 2024Aug 29, 2024

    • PeakRDL-halcpp

      Public
      C++ 17 Hardware abstraction layer generator from systemrdl
      C++
      •
      GNU General Public License v3.0
      •5•0•0•0•Updated Jun 5, 2024Jun 5, 2024

    • riscv-gnu-toolchain

      Public
      GNU toolchain for RISC-V, including GCC
      C
      •
      Other
      •1.2k•0•0•0•Updated May 6, 2024May 6, 2024