Skip to content

@efabless Efabless

Change the repository type filter

All

    Repositories list

    205 repositories

    • EF_I2S

      Public
      Two-wire I2S synchronous serial interface, compatible with I2S specification.
      Python
      •
      Apache License 2.0
      •0•0•5•1•Updated Oct 3, 2024Oct 3, 2024

    • caravel_user_project

      Public template
      https://caravel-user-project.readthedocs.io
      Verilog
      •
      Apache License 2.0
      •330•180•87•37•Updated Oct 3, 2024Oct 3, 2024

    • caravel_user_sram

      Public
      Verilog
      •
      Apache License 2.0
      •0•2•7•1•Updated Oct 3, 2024Oct 3, 2024

    • cace

      Public
      Circuit Automatic Characterization Engine
      Python
      •
      Apache License 2.0
      •6•44•17•1•Updated Oct 3, 2024Oct 3, 2024

    • openlane-metrics

      Public
      Repository to store metric results for OpenLane 2.0.0+
      0•0•0•0•Updated Oct 3, 2024Oct 3, 2024

    • openlane2

      Public
      The next generation of OpenLane, rewritten from scratch with a modular architecture
      flowasicedaverilogvlsipnrsiliconlvsflowssta
      Python
      •
      Apache License 2.0
      •37•195•57•6•Updated Oct 3, 2024Oct 3, 2024

    • EF_UVM

      Public
      Python
      •1•2•0•1•Updated Oct 3, 2024Oct 3, 2024

    • central_CI

      Public
      0•0•1•4•Updated Oct 3, 2024Oct 3, 2024

    • EF_I2C

      Public
      Verilog
      •
      Apache License 2.0
      •0•0•4•1•Updated Oct 2, 2024Oct 2, 2024

    • openlane2-step-unit-tests

      Public
      Step-specific Unit Tests for OpenLane 2.0.0+
      Verilog
      •
      Apache License 2.0
      •0•0•0•1•Updated Oct 1, 2024Oct 1, 2024

    • openlane2-ci-designs

      Public
      Continuous Integration Designs for OpenLane 2.0.0 or higher
      Verilog
      •1•0•0•0•Updated Oct 1, 2024Oct 1, 2024

    • EF_SPI

      Public
      Verilog
      •0•0•4•0•Updated Sep 30, 2024Sep 30, 2024

    • EF_TMR32

      Public
      Verilog
      •
      Apache License 2.0
      •0•0•2•0•Updated Sep 30, 2024Sep 30, 2024

    • EF_GPIO8

      Public
      A generic 8-bit General Purpose I/O (GPIO) Peripheral
      Verilog
      •
      Apache License 2.0
      •0•1•1•0•Updated Sep 30, 2024Sep 30, 2024

    • EF_UART

      Public
      Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP
      Verilog
      •
      Apache License 2.0
      •2•3•8•1•Updated Sep 30, 2024Sep 30, 2024

    • BusWrap

      Public
      Python
      •0•4•0•1•Updated Sep 30, 2024Sep 30, 2024

    • ipm

      Public
      Open-source IPs Package Manager (IPM)
      Python
      •
      Apache License 2.0
      •2•14•5•2•Updated Sep 30, 2024Sep 30, 2024

    • IP_Utilities

      Public
      fork from AUC Open Hardware Lab (AUCOHL) IP Utilities
      Python
      •
      Apache License 2.0
      •6•0•0•0•Updated Sep 30, 2024Sep 30, 2024

    • nix-eda

      Public
      Nix derivations for EDA tools
      nixedaelectronic-design-automationnix-flake
      Nix
      •
      Apache License 2.0
      •2•5•0•0•Updated Sep 30, 2024Sep 30, 2024

    • openlane-ci-designs

      Public
      Verilog
      •0•3•1•0•Updated Sep 29, 2024Sep 29, 2024

    • sky130_iic_ip__audiodac_v1

      Public
      Delta-sigma audio DAC (16b, 48kHz), intended for tape-out on MPW-5, SKY130 technology.
      Verilog
      •
      Apache License 2.0
      •5•1•0•1•Updated Sep 21, 2024Sep 21, 2024

    • sky130_ak_ip__comparator

      Public
      Comparator in sky130 by Andrew Kang (Chipalooza challenge 2024)
      1•0•0•0•Updated Sep 19, 2024Sep 19, 2024

    • sky130_td_ip__opamp_hp

      Public
      High-gain operational amplifier for SKY130 CMOS process by Thomas Dexter (Chipalooza challenge 2024)
      Apache License 2.0
      •1•1•0•1•Updated Sep 18, 2024Sep 18, 2024

    • sky130_vbl_ip__overvoltage

      Public
      SKY130 Overvoltage Detector by Lucas Franck and William Orlato (Chipalooza challenge 2024)
      Apache License 2.0
      •1•0•0•1•Updated Sep 18, 2024Sep 18, 2024

    • sky130_am_ip__ldo_01v8

      Public
      Low power 1.8 V LDO for the efabless chipalooza challenge
      Apache License 2.0
      •1•0•0•1•Updated Sep 17, 2024Sep 17, 2024

    • sky130_ht_ip__hsxo_cpz1

      Public
      High-speed (4-16MHz) crystal oscillator in sky130 by Tamas Hubai (Chipalooza challenge 2024)
      1•0•0•1•Updated Sep 17, 2024Sep 17, 2024

    • sky130_sw_ip__bgrref_por

      Public
      Chipalooza challenge - bandgap-referenced Power-on-Reset (PoR)
      Tcl
      •
      Apache License 2.0
      •1•1•0•1•Updated Sep 17, 2024Sep 17, 2024

    • sky130_ajc_ip__brownout

      Public
      Brown-out detector for SKY130 by Robin Tsang (Chipalooza challenge 2024)
      Verilog
      •
      Apache License 2.0
      •2•0•0•2•Updated Sep 17, 2024Sep 17, 2024

    • skywater-pdk-libs-sky130_fd_sc_hd

      Public
      Verilog
      •
      Apache License 2.0
      •29•1•0•0•Updated Sep 17, 2024Sep 17, 2024

    • MS_WDT32

      Public
      A simple WatchDog Timer (WDT)
      Verilog
      •
      Apache License 2.0
      •1•0•0•0•Updated Sep 17, 2024Sep 17, 2024