Skip to content

@hVHDL hVHDL

Change the repository type filter

All

    Repositories list

    12 repositories

    • hVHDL_fixed_point

      Public
      VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and abc to dq transforms.
      vhdlfixed-point
      VHDL
      •
      MIT License
      •4•22•0•0•Updated Nov 14, 2024Nov 14, 2024

    • hVHDL_gigabit_ethernet

      Public
      VHDL library for synthesizable minimal gigabit ethernet with RGMII interface, minimal ethernet, ip and udp header parsers.
      VHDL
      •
      MIT License
      •2•13•1•0•Updated Nov 12, 2024Nov 12, 2024

    • hVHDL_dynamic_model_verification_library

      Public
      Synthesizable VHDL models for HiL Simulation
      VHDL
      •
      MIT License
      •1•9•0•0•Updated Oct 20, 2024Oct 20, 2024

    • hVHDL_uart

      Public
      VHDL library for uart with abstracted interface for easy application.
      VHDL
      •
      MIT License
      •0•3•0•0•Updated Aug 24, 2024Aug 24, 2024

    • .github

      Public
      MIT License
      •0•0•0•0•Updated Aug 15, 2024Aug 15, 2024

    • hVHDL_fpga_interconnect

      Public
      interconnecting bus written in VHDL for accessing data in FPGA modules
      VHDL
      •
      MIT License
      •1•5•0•0•Updated Aug 2, 2024Aug 2, 2024

    • hVHDL_microprogam_processor

      Public
      VHDL module for running operations from memory with the software also written in vhdl
      VHDL
      •
      MIT License
      •0•6•0•0•Updated Jul 20, 2024Jul 20, 2024

    • hVHDL_memory_library

      Public
      Memory library written in VHDL for synthesis
      VHDL
      •
      MIT License
      •1•6•0•0•Updated Jul 20, 2024Jul 20, 2024

    • hVHDL_floating_point

      Public
      high level VHDL floating point library for synthesis in fpga
      vhdlfloating-pointfpga
      VHDL
      •
      MIT License
      •2•15•0•0•Updated Jul 15, 2024Jul 15, 2024

    • hVHDL_example_project

      Public
      An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has build scripts for most common FPGAs
      VHDL
      •
      MIT License
      •3•24•0•0•Updated Jun 26, 2024Jun 26, 2024

    • hVHDL

      Public
      documentation pages for High Level Synthesizable VHDL (hVHDL) libraries
      Python
      •0•10•0•0•Updated Jan 4, 2024Jan 4, 2024

    • hVHDL_analog_to_digital_drivers

      Public
      Analog to digital drivers for Sigma Delta Modulators with high level interfaces
      sigma-delta-modulationanalog-to-digital-converter
      VHDL
      •
      MIT License
      •0•3•0•0•Updated Jan 8, 2023Jan 8, 2023