Skip to content

@masc-ucsc Micro Architecture at Santa Cruz (MASC)

Change the repository type filter

All

    Repositories list

    47 repositories

    • hdlagent

      Public
      LLM Agent for Hardware Description Language
      Python
      •
      Apache License 2.0
      •6•12•1•5•Updated Nov 11, 2024Nov 11, 2024

    • livehd

      Public
      Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
      asicfpgasimulationlivesynthesishdllgraph
      FIRRTL
      •
      Other
      •48•206•1•10•Updated Nov 10, 2024Nov 10, 2024

    • hdeval

      Public
      Hardware Description Language Evaluation suite for LLM
      Python
      •
      GNU General Public License v3.0
      •1•3•0•0•Updated Nov 7, 2024Nov 7, 2024

    • desesc

      Public
      Dromajo ESESC
      C++
      •
      Apache License 2.0
      •5•3•1•10•Updated Nov 6, 2024Nov 6, 2024

    • dromajo

      Public
      RISC-V RV64GC emulator designed for RTL co-simulation
      C++
      •
      Apache License 2.0
      •63•1•0•0•Updated Nov 6, 2024Nov 6, 2024

    • hhds

      Public
      Hardware Hierarchical Dynamic Structures
      C++
      •
      Apache License 2.0
      •4•3•1•0•Updated Nov 5, 2024Nov 5, 2024

    • tree-sitter-pyrope

      Public
      tree-sitter Pyrope grammar
      C
      •
      BSD 3-Clause "New" or "Revised" License
      •1•4•1•0•Updated Nov 4, 2024Nov 4, 2024

    • hlop

      Public
      Hardware Logic Operation Library
      C++
      •
      Apache License 2.0
      •0•0•1•10•Updated Nov 2, 2024Nov 2, 2024

    • superbp

      Public
      Super Scalar Branch Predictor
      C++
      •
      Other
      •0•1•0•0•Updated Oct 26, 2024Oct 26, 2024

    • madaweb

      Public
      HSC Website
      HTML
      •
      Apache License 2.0
      •1•0•0•0•Updated Sep 24, 2024Sep 24, 2024

    • hif

      Public
      Hardware Interchange Format
      C++
      •
      Other
      •2•8•1•2•Updated Aug 16, 2024Aug 16, 2024

    • tree-sitter-verilog

      Public
      SystemVerilog grammar for tree-sitter
      C
      •
      MIT License
      •36•0•0•0•Updated Jul 29, 2024Jul 29, 2024

    • bazel_rules_hdl

      Public
      Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (https://bazel.build)
      Starlark
      •
      Apache License 2.0
      •43•0•0•0•Updated Jun 26, 2024Jun 26, 2024

    • docs

      Public
      Documentation for LiveHD and Pyrope
      Ruby
      •
      Apache License 2.0
      •1•0•0•0•Updated Feb 8, 2024Feb 8, 2024

    • livehd_regression

      Public
      LiveHD Regression suite and scripts
      Verilog
      •
      Apache License 2.0
      •0•3•0•0•Updated Nov 12, 2023Nov 12, 2023

    • airspace-hugo

      Public
      Airspace theme (Hugo version)
      CSS
      •
      MIT License
      •509•0•0•0•Updated Oct 25, 2023Oct 25, 2023

    • MASC-AI-Synthesized-Cryptoprocessor

      Public
      Verilog
      •
      Apache License 2.0
      •0•6•0•0•Updated Sep 14, 2023Sep 14, 2023

    • mmm

      Public
      Memory Marionette Model
      C++
      •
      Apache License 2.0
      •1•3•1•0•Updated Aug 27, 2023Aug 27, 2023

    • OpenTimer

      Public
      A High-performance Timing Analysis Tool for VLSI Systems
      Verilog
      •
      Other
      •145•0•0•0•Updated May 26, 2023May 26, 2023

    • pyrope_artifacts

      Public
      Pyrope, a modern HDL with a Live flow
      C
      •
      BSD 3-Clause "New" or "Revised" License
      •1•5•30•1•Updated Nov 10, 2022Nov 10, 2022

    • libelf

      Public
      Fork from https://web.archive.org/web/20181111033959/www.mr511.de/software/libelf-0.8.13.tar.gz (needed by dromajo)
      C
      •
      GNU Lesser General Public License v2.1
      •0•0•0•0•Updated Nov 1, 2022Nov 1, 2022

    • black-parrot-sim

      Public
      Dockerfile
      •
      BSD 3-Clause "New" or "Revised" License
      •7•0•0•0•Updated Jun 2, 2022Jun 2, 2022

    • black-parrot

      Public
      A Linux-capable RISC-V multicore for and by the world
      SystemVerilog
      •
      BSD 3-Clause "New" or "Revised" License
      •180•0•0•0•Updated Apr 20, 2022Apr 20, 2022

    • slang

      Public
      SystemVerilog compiler and language services
      C++
      •
      MIT License
      •137•0•0•0•Updated Nov 23, 2021Nov 23, 2021

    • black-parrot-sdk

      Public
      Python
      •
      BSD 3-Clause "New" or "Revised" License
      •11•0•0•0•Updated Nov 3, 2021Nov 3, 2021

    • ariane

      Public
      Ariane is a 6-stage RISC-V CPU capable of booting Linux
      SystemVerilog
      •
      Other
      •688•0•0•0•Updated Oct 29, 2021Oct 29, 2021

    • esesc

      Public
      ESESC: A Fast Multicore Simulator
      simulatoremulationmemory-hierarchysesc
      C
      •64•134•9•0•Updated Sep 30, 2021Sep 30, 2021

    • termwave

      Public
      Terminal Digital Electronics Wave viewer library
      C++
      •
      Apache License 2.0
      •0•0•0•0•Updated Sep 29, 2021Sep 29, 2021

    • chipyard

      Public
      An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
      C
      •
      BSD 3-Clause "New" or "Revised" License
      •651•0•0•0•Updated Jul 7, 2021Jul 7, 2021

    • riscv-boom

      Public
      SonicBOOM: The Berkeley Out-of-Order Machine
      Scala
      •
      BSD 3-Clause "New" or "Revised" License
      •425•0•0•0•Updated Jun 7, 2021Jun 7, 2021