Skip to content

@pulp-platform pulp-platform

Change the repository type filter

All

    Repositories list

    292 repositories

    • cva6

      Public
      This is the fork of CVA6 intended for PULP development.
      Assembly
      •
      Other
      •687•16•1•8•Updated Nov 5, 2024Nov 5, 2024

    • ara

      Public
      The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core
      asiccpuvectorriscvararvvrv64gcv
      C
      •
      Other
      •132•370•64•9•Updated Nov 5, 2024Nov 5, 2024

    • snitch_cluster

      Public
      An energy-efficient RISC-V floating-point compute cluster.
      C
      •
      Apache License 2.0
      •51•50•13•6•Updated Nov 5, 2024Nov 5, 2024

    • Deeploy

      Public
      ONNX-to-C Compiler for Heterogeneous SoCs
      mcutinymlml-compiler
      Python
      •
      Apache License 2.0
      •6•14•1•2•Updated Nov 5, 2024Nov 5, 2024

    • croc

      Public
      A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
      asicriscvsystemverilogrtl-design
      SystemVerilog
      •
      Other
      •2•19•0•0•Updated Nov 5, 2024Nov 5, 2024

    • common_cells

      Public
      Common SystemVerilog components
      SystemVerilog
      •
      Other
      •145•511•29•8•Updated Nov 5, 2024Nov 5, 2024

    • cluster_icache

      Public
      An instruction cache for processor clusters, originally developed for the snitch cluster.
      SystemVerilog
      •
      Other
      •1•2•0•6•Updated Nov 5, 2024Nov 5, 2024

    • chimera

      Public
      Python
      •
      Other
      •1•9•8•2•Updated Nov 5, 2024Nov 5, 2024

    • apb_gpio

      Public
      SystemVerilog
      •
      Other
      •18•8•0•0•Updated Nov 4, 2024Nov 4, 2024

    • redmule

      Public
      SystemVerilog
      •
      Other
      •12•33•1•4•Updated Nov 4, 2024Nov 4, 2024

    • ITA

      Public
      SystemVerilog
      •
      Other
      •3•9•0•1•Updated Nov 4, 2024Nov 4, 2024

    • fpu_ss

      Public
      CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor
      SystemVerilog
      •
      Other
      •8•9•1•0•Updated Nov 4, 2024Nov 4, 2024

    • regression_tests

      Public
      C
      •15•5•3•1•Updated Nov 4, 2024Nov 4, 2024

    • opentitan

      Public
      OpenTitan: Open source silicon root of trust
      SystemVerilog
      •
      Apache License 2.0
      •770•1•0•1•Updated Nov 3, 2024Nov 3, 2024

    • cheshire

      Public
      A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
      asicriscvsystemverilogrtl-designfpgasimulation
      Verilog
      •
      Other
      •46•194•7•24•Updated Nov 1, 2024Nov 1, 2024

    • pulp_cluster

      Public
      The multi-core cluster of a PULP system.
      SystemVerilog
      •
      Other
      •21•56•4•4•Updated Nov 1, 2024Nov 1, 2024

    • pulp-runtime

      Public
      Simple runtime for Pulp platforms
      C
      •33•34•6•4•Updated Nov 1, 2024Nov 1, 2024

    • mempool

      Public
      A 256-RISC-V-core system with low-latency access into shared L1 memory.
      asicrisc-vmanycore
      C
      •
      Apache License 2.0
      •45•275•4•7•Updated Oct 31, 2024Oct 31, 2024

    • spatz

      Public
      Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
      C
      •
      Apache License 2.0
      •19•74•1•2•Updated Oct 31, 2024Oct 31, 2024

    • astral

      Public
      A space computing platform built around Cheshire, with a configurable number of safety, security, reliability and predictability features with a ready-to-use FPGA flow on multiple boards.
      cfpgaspaceacceleratorriscvsystemverilogmulticoresafety-criticalheterogeneous-computing
      Tcl
      •
      Other
      •13•5•0•6•Updated Oct 31, 2024Oct 31, 2024

    • hwpe-datamover-example

      Public
      This is an example of an HCI-based HWPE used simply as a data mover.
      C
      •
      Other
      •2•0•0•1•Updated Oct 30, 2024Oct 30, 2024

    • memory_island

      Public
      An interleaved high-throughput low-contention L2 scratchpad memory.
      SystemVerilog
      •
      Other
      •1•1•4•3•Updated Oct 30, 2024Oct 30, 2024

    • axi

      Public
      AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
      asicfpgahardwarertlipsystemverilogaxinetwork-on-chipaxi4axi4-lite
      SystemVerilog
      •
      Other
      •265•1.1k•43•15•Updated Oct 30, 2024Oct 30, 2024

    • pulp-ethernet

      Public
      SystemVerilog
      •
      Other
      •1•8•0•2•Updated Oct 29, 2024Oct 29, 2024

    • pulp-trainlib

      Public
      Floating-Point Optimized On-Device Learning Library for the PULP Platform.
      C
      •
      Apache License 2.0
      •15•26•4•3•Updated Oct 29, 2024Oct 29, 2024

    • hyperbus

      Public
      SystemVerilog
      •
      Other
      •2•18•1•3•Updated Oct 28, 2024Oct 28, 2024

    • pulpissimo

      Public
      This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster.
      SystemVerilog
      •
      Other
      •167•386•124•3•Updated Oct 25, 2024Oct 25, 2024

    • FlooNoC

      Public
      A Fast, Low-Overhead On-chip Network
      SystemVerilog
      •
      Apache License 2.0
      •21•132•10•4•Updated Oct 24, 2024Oct 24, 2024

    • iDMA

      Public
      A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
      SystemVerilog
      •
      Other
      •28•90•7•8•Updated Oct 24, 2024Oct 24, 2024

    • riscv-opcodes

      Public
      RISC-V Opcodes
      Python
      •
      Other
      •301•7•0•4•Updated Oct 24, 2024Oct 24, 2024