Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Support PLL VCO output #777

Merged
merged 3 commits into from
Sep 4, 2024
Merged

Support PLL VCO output #777

merged 3 commits into from
Sep 4, 2024

Conversation

chungshien-chai
Copy link
Contributor

@chungshien-chai chungshien-chai commented Sep 4, 2024

  1. This is to support PLL VCO output which modeled as FAST_CLK port

  2. Accurately set set control pin mode (mode might be set wrong when the pin is used in bidirectional, but so far it seems not impact the bitstream negatively - still we should fix it).

@alaindargelas alaindargelas merged commit 681483d into main Sep 4, 2024
7 checks passed
@alaindargelas alaindargelas deleted the yosys-io branch September 4, 2024 23:48
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants