Skip to content
View phsauter's full-sized avatar
  • ETH Zürich
  • Zürich, Switzerland

Sponsoring

@theacodes

Highlights

  • Pro

Block or report phsauter

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. yug-presentation yug-presentation Public

    Yosys User Group #5 - Examples & Presentation

    SystemVerilog 1

  2. croc-osic-tools croc-osic-tools Public

    Open-source EDA tools used for pulp croc-soc.

    Dockerfile 1

  3. riscv-tests riscv-tests Public

    Forked from pulp-platform/riscv-tests

    Development of a complete set of functional tests for the Xpulp ISA extension

    C

  4. riscv-isa-sim riscv-isa-sim Public

    Forked from pulp-platform/riscv-isa-sim

    Spike, a RISC-V ISA Simulator with Xpulp ISA extension

    C

  5. riscv-opcodes riscv-opcodes Public

    Forked from pulp-platform/riscv-opcodes

    RISC-V Opcodes with Xpulp ISA extension

    Python

  6. register_interface register_interface Public

    Forked from pulp-platform/register_interface

    Generic Register Interface (contains various adapters)

    SystemVerilog