Skip to content

Commit

Permalink
[CHANGELOG] Update changelog
Browse files Browse the repository at this point in the history
  • Loading branch information
mp-17 committed Jul 26, 2023
1 parent a42ec5a commit 7de8c4c
Showing 1 changed file with 1 addition and 0 deletions.
1 change: 1 addition & 0 deletions CHANGELOG.md
Original file line number Diff line number Diff line change
Expand Up @@ -135,6 +135,7 @@ and this project adheres to [Semantic Versioning](http://semver.org/spec/v2.0.0.
- `core_id_i` added to the interface of the system
- Clock-gate the system bank macros when not used (VRF, D$, I$)
- Spill register on `sldu` input signals to better isolate the unit
- Clock-gate the unusued SIMD-int multipliers to save power

### Changed

Expand Down

0 comments on commit 7de8c4c

Please sign in to comment.