Skip to content

[HW]: Add mem_multibanked_pwrgate for correct power management #305

[HW]: Add mem_multibanked_pwrgate for correct power management

[HW]: Add mem_multibanked_pwrgate for correct power management #305

Triggered via pull request October 28, 2024 10:32
Status Success
Total duration 49s
Artifacts 1

lint.yml

on: pull_request
Verilog Sources
41s
Verilog Sources
Fit to window
Zoom out
Zoom in

Annotations

1 warning
Verilog Sources
The following actions use a deprecated Node.js version and will be forced to run on node20: actions/checkout@v3. For more info: https://github.blog/changelog/2024-03-07-github-actions-all-actions-will-run-on-node20-instead-of-node16-by-default/

Artifacts

Produced during runtime
Name Size
verible-linter
319 Bytes