Skip to content

unread: Assign do dummy net when synthesizing with vivado #94

unread: Assign do dummy net when synthesizing with vivado

unread: Assign do dummy net when synthesizing with vivado #94

Re-run triggered July 26, 2023 09:28
Status Success
Total duration 1m 31s
Artifacts 1

lint.yml

on: pull_request
Verilog Sources
1m 19s
Verilog Sources
Fit to window
Zoom out
Zoom in

Artifacts

Produced during runtime
Name Size
verible-linter Expired
0 Bytes